UNCLASSIFIED

AD NUMBER ADB009754 LIMITATION CHANGES TO: Approved for public release; distribution is unlimited. FROM: Distribution authorized to U.S. Gov't. agencies only; Test and Evaluation; JAN 1976. Other requests shall be referred to Air Force Rome Air Development Center, DCLT, Griffiss AFB, NY 13441. **AUTHORITY** radc, usaf ltr, 8 nov 1982

THIS REPORT HAS BEEN DELIMITED

AND CLEARED FOR PUBLIC RELEASE

UNDER DOD DIRECTIVE 5200.20 AND

NO RESTRICTIONS ARE IMPOSED UPON


ITS USE AND DISCLOSURE.

DISTRIBUTION STATEMENT A

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.



7



RADC-TR-76-7 Final Technical Report January 1976

DIRECT DIGITAL MODULATION CONVERTER (DDMC)

Sherbrooke University

Distribution limited to U. S. Gov't agencies only; test and evaluation; January 1976. Other requests for this document must be referred to RADC (DCLT), Griffiss AFB NY 13441.



Rome Air Development Center Air Force Systems Command Griffiss Air Force Base, New York 13441



Copy available to DDC does not permit fully legible reproduction

This report has been reviewed and is approved for publication.

APPROVED: Julian Lithu

JULIAN GITLIN Project Engineer

APPROVED:

Q.22 *0170.00

FRED I. DIAMOND

Technical Director

Communications and Control Division

FOR THE COMMANDER: John & Huss

JOHN P. HUSS

Acting Chief, Plans Office

Do not return this copy. Retain or destroy.

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)	
DEPOST DOCUMENTATION DACE	READ INSTRUCTIONS
REPORT DOCUMENTATION PAGE	BEFORE COMPLETING FORM NO. 3. RECIPIENT'S CATALOG NUMBER
RADC TR-76-7	9
4. TITLE (and Subtitle)	Final Technical Report
DIRECT DIGITAL MODULATION CONVERTER (DDMC)	Phase 11 Jun 73 - Nov 74
A Committee of the Comm	DS-003 - Phase 2
Z. AUTHOR(-)	OF CONTRACT OR GRANT NUMBER .)
Hubert Stephenne Michel Villeret	F30602-72-C-0430
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PPOGPAM ELEMENT, PROJECT, TAPEA A WORK UNIT NUMBERS
Sherbrooke University	62702F (16)
Sherbrooke Quebec Canada	65230124 AF-652
11. CONTROLLING OFFICE NAME AND ADDRESS	12 REPORT DATE
Rome Air Development Center (DCLT)	Jan car, 19 76
Griffiss AFB NY 13441	13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS(II dillerent from Controlling Office	
Somo O	
(1) 23/p.	UNCLASSIFIED
	15a. DECLASSIFICATION/DOWNGRAD
(DCLT), Griffiss AFB NY 13441.	
	4 from Bonnest
17. OISTRIBUTION STATEMENT (of the ebetract entered in Block 20, if different Same 18. SUPPLEMENTARY NOTES RADC Project Engineer:	nr trom Report)
18. SUPPLEMENTARY NOTES RADC Project Engineer: Julian Gitlin (DCLT) 19. KEY WORDS (Continue on reverse elde if necessary and identify by block nu Codec Voice	
18. SUPPLEMENTARY NOTES RADC Project Engineer: Julian Gitlin (DCLT) 19. KEY WORDS (Continue on reverse elde if necessary and identify by block nu Codec	mber)

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

390753

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

herein uses serial operation and is built with TIL Logic. It works with a CVSD operating at four different frequencies and in connection with five different PCM channel banks

UNCLASSIFIED

EQUIPE MODULATION DELTA PHASE II

COLLABORATORS

Anh Tuan Truong, Analyst-programmer Lionel Charrier, Researcher, Deschenes, P.A., Researcher Forget, Noël, Researcher Jean Louis, Gérard, Researcher, Hubert Stéphenne, Researcher, Michel, Villeret, Researcher, Yvon, Couture, Technician, Yvon, Turcotte, Technician.

PREFACE

Our team is indeed very happy to present this second and final report on a direct digital modulation converter to convert from pulse code modulation to delta modulation or vice-versa. The development shown in this text is the result of an original approach to the subject, which was first presented in 1967 and was further developed in 1973 (phase 1 report).

We are firmly convinced that our findings lift one of the major difficulties raised against the introduction of delta modulation in the existing telecommunication network. This is valid for military systems (tactical or strategic) as well as for commercial networks.

ABSTRACT

This report describes the prototype of a Direct Digital Medulation Converter (DDMC). The codes considered are PCM (pulse code modulation) and ΔM (delta modulation) with sampling frequencies of 16, 19.2, 32 and 38.4kHz for the latter.

The objective is to convert from one form of digitized voice signal to another without reconstruction of the original analog voice signal. A single channel system is considered and operating time is consequently only limited by the 125µsec. frame prescribed by the PCM sampling frequency.

The results obtained indicate that DDMC's can be designed with characteristics as good as the existing analog means for converting from one code to the other.

The prototype herein presented uses serial operation and is built with TTL logic. It works with a CVSD operating at four different sampling frequencies and in connection with five PCM channel banks.

CONTENTS

Preface	iii
Abstract	iv
1. Introduction	1
2. Theoretical studies	2
2.1. Delta codec	2
2.1.1. Delta codec principle	2
2.1.2. CVSD principle	3
2.1.3. CVSD computer simulation	4
2.2. Converters	6
2.2.1. General models	8
2.2.1.1. Delta modulation to PCM conversion	9
2.2.1.2. PCM to delta modulation conversion	11
2.2.2. System approach	11
2.2.2.1. 16kHz delta to PCM (Figure 2.11)	13
2.2.2.2. PCM to 16kHz delta (Figure 2.12)	13
2.2.2.3. 32kHz delta to PCM (Figure 2.13)	14
2.2.2.4. PCM, to 32kHz delta (Figure 2.14)	14
2.2.2.5 19.2kHz delta to PCM (Figure 2.15)	16
2.2.2.6. PCM to 19.2kHz delta (Figure 2.16)	16
2.2.2.7. 38.4kHz delta to PCM (Figure 2.17)	18
2.2.2.8. PCM to 38.4kHz delta (Figure 2.18)	18
2.2.2.9. Performances	18
3. Implementation	26
3.1. Delta codec	26 26
3.1.1.1. Modulator	26
3.1.1.2. Demodulator	26

		3.1.1.3. Delta codec characteristics	2
		3.1.1.3.1. Power supply	26
		3.1.1.3.2. Clocking rate	2
		3.1.1.3.3. Impedance of codec	27
		3.1.1.4. Alignment	
		3.1.1.4.1. Modulator	
		3.1.1.4.2. Demodulator	27
		3.1.1.5. Components	
3.2. (Conver	ters	28
		Structure of the DDMC	
E	3.2.2.	Design	28
		3.2.2.1. Digital filters	28
		3.2.2.2. Filter coefficient rounding	32
		3.2.2.3. Selection of suitable word length-	32
		3.2.2.4. Basis principles of the serial rea	-
		lization of the DDMC	42
		3.2.2.4.1. Shift register (SR)	43
		3.2.2.4.2. Addition and subtraction	44
		3.2.2.4.3. Multiplication of a binary word	
		x by a constant	45
		3.2.2.4.4. Conversion from A to PCM sampling	J
		frequencies (or vice-versa)	46
W. E.		3.2.2.5. Overall picture	48
		3.2.2.5.1. Δ+PCM DDMC	48
		3.2.2.5.2. PCM→∆ DDMC	49
Tests			52
4.1. Ob	jectiv	e tests	E 2

4.1.1. Test procedure	52
4.1.1.2. Delta codec measurement set-up	53
4.1.1.3. PCM→∆ analog conversion	54
4.1.1.4. △→PCM DDMC conversion	55
4.2.Results	66
4.2.1. DDMC-Dl results	66
4.2.2. DDMC-TD968 results	66
4.3.Subjective tests	66
4.3.1. Intelligibility test	67
4.3.2. Results	67
4.4.Conclusion	71
5. Diverse considerations	72
5.1.Multiplex converter	72
5.2.Future application	72
5.3.Possible improvement	73
5.3.1. Multipliers	73
5.3.2. D-1 Companding scheme	75
6. General conclusion	76
Appendix A: Detailed circuit descriptions	78
Appendix B: Drawings	119
Appendix C: Component lists	158
Appendix D: Trouble shooting	195
Appendix E: Power Supplies	203
Appendix F: TD660 Compression Law	204
Appendix G: Direct Digital Frequency Converter (DDFC)	206
Appendix H: Signal Representation within DDMC	224

EVALUATION

DIRECT DIGITAL MODULATION CONVERTER

The value of this program was to show that direct digital code conversion between dissimilar digitized voice systems can be accomplished with no degradation in voice quality. Prior to the Direct Digital Modulation Converter (DDMC), no technique existed that made Pulse Code Modulation (PCM) and Continuously Variable Slope Delta (CVSD) modulation techniques directly compatible and interoperable. The DDMC can significantly improve Long Haul Voice communications by decreasing the number of Analog-to-Digital, Digital-to-Analog conversions to which the original signal would have been subjected.

Under TPO #9, which includes the development fo the Unified Digital Switch for future integrated Defense Communications Systems, interconnection between different types of digitized voice users will take place. In order to accommodate the aforementioned types of users, without degradation in voice quality, a DDMC will be an integral part of the switch. This will enable interoperability between otherwise incompatible digitized voice systems.

JULIAN GITLIN

Project Engineer

ulian Little

1- INTRODUCTION

The objective of the present report is to present the results of a feasibility study on a Direct digital Modulation Converter, hereafter referred to as DDMC, and to describe the DDMC prototype design and implementation.

Direct Digital Modulation Conversion is defined as conversion from one form of digitized voice signal to another without reconstruction of the original analog voice signal. In this study, we will limit ourselves to two types of numerical formats for voice, pulse code modulation (PCM) and delta modulation (ΔM).

The scope of this program is to determine the feasibility of developing a single AM-PCM DDMC. Operating time is therefore not a parameter of importance as long as the DDMC operates within the 125µsec frame prescribed by the PCM sampling frequency; it is a technological problem, once the present efforts are rightly concluded, to bring the operating time to less than 5µsec which would allow multiplexing of several, possibly 24, communications and would render the DDMC highly competitive with other equipment when inserted in an integrated telecommunication network. Such a network includes possibly three types of switching offices-spatial, PCM and AM-; subscribers could have numerical transmission right from their set.

The minimum technical characteristics required from the DDMC are those of the available link (PCM coder-PCM decoder-analog-AM coder-AM decoder or vice versa). In the feasibility study, the signal-to-noise (S/N) ratio is the primary performance criterian. The ratio is obtained from test tones at various amplitudes (dynamic range).

The digital link that the DDMC provides has to give equal or better quality, in terms of S/N, than the voice quality obtained with the analog link, where signals are converted to analog form before being again coded digitally. The present study shall consider the CVSD type of delta codecs and the four different PCM channel banks: the D-1, TD968, TD660 and the European system.

In Chapter 2, the computer simulation of the CVSD and of the converter (DDMC) is described.

Chapter 3 deals with the implementation of the CVSD and of the DDMC. The structure of the DDMC is first analysed and the overall design is then described. Detailed circuit operation, drawings, diagrams and components are given in appendices A and B. Results of objective and subjective tests are given in Chapter 4. A general conclusion finally closes the study with a review of the main characteristics found.

2. THEORETICAL STUDIES

2.1. DELTA CODEC

The delta codec is an A/D converter. It is a closed loop system whereby the bit transmitted indicates the slope of the input signal between two sampling times. The transmitted digitized signal is reconstructed in the feedback loop which is the demodulator; this demodulator is the important part of the system and its design differentiates one codec from others.

2.1.1. DELTA CODEC PRINCIPLE

Figure 2.1 shows the block diagram of a non-adaptive delta codec.




FIGURE 2.1.- Non adaptive delta codec principle.

The input signal (E) is compared to the reconstructed signal (Z) in the comparator; the difference or error (E-Z) is then passed through a two-level quantizer, which is controlled by a sampling clock (S.C.). At each clock time the quantizer gives the information on the sign of the error. The quantizer output is a "l" if the error is positive and a "-l" if the error is negative. The sequence (P) of "l" and "-l" is then integrated in the feedback loop; the gain (G) is the static gain of the integration network. The output of the "local" demodulator is a staircase signal (Z) called the reconstructed signal.

At the receiving end, the output of the demodulator (identical to the local demodulator in the feedback loop of the codec) or the reconstructed signal (Z) is passed through a low-pass filter which smoothes the staircase signal by removing the high frequency components.

2.1.2.C.V.S.D. PRINCIPLE

The continuous-variable-slope-delta (CVSD) modulation system is an adaptive type delta codec since the gain of the demodulator in the feedback loop is made variable in order to follow the amplitude or slope variation of the input signal.

In the CVSD, adaptation or companding is achieved through the past behaviour of the signal averaged over a rather long period of time, compared to the sampling period; the control is done with the digital description of the waveform (bit stream).

Figure 2.2 shows the block diagram of the CVSD.




FIGURE 2.2.- CVSD block diagram.

An incoming analog signal E is compared with a reconstructed analog signal Z by means of a comparator which outputs either a logic 1 or a logic 0, depending on which of the signals E or Z is the larger. The result of this comparison is then clocked through the quantizer and transmitted as the encoded digital output P.

The reconstructed analog signal Z is produced by integrating the digital output P which has been multipled by a weighting factor (W) provided by a gain control incorporated thereon in order to produce a more accurate profile of the analog signal E. This weighting factor is initiated by detecting at least three like and consecutive bits in the binary sequence of P, by means of a digital control circuit. Upon this detection, a signal G is produced and furtheron filtered through a syllabic low-pass filter (usually at 25 Hz). The output of the syllabic filter is a continuous signal which is added to a DC voltage to increase the amplitude of the filter output and to improve its signal-to-noise ratio. This signal W is thereafter multiplied by the output digital signal P to obtain a delta step which is then integrated by means of the integrator network.

An important point with respect to gain control (Part II) is that the digital control circuit is controlled by a three-bit memory (A, B and C), whereby the following control logic is performed:

 $G = ABC + \overline{A}\overline{B}\overline{C}$

2.1.3. CVSD COMPUTER SIMULATION

Studies were performed on an IBM computer. A 750Hz test tone with a 40db dynamic range was used as input signal to the delta codec computer model. S/N ratios were obtained at four different sampling frequencies: 16, 19.2, 32 and 38.4 kHz. S/N ratios are obtained from the fast Fourier transform (F.F.T). The fast Fourier transform is a computational tool which facilitates signal analysis such as power spectrum analysis and filter simulation. It is a such as power spectrum analysis and filter fourier transform of a series of data samples (referred to as a time series).

The simulated codec is shown in Figure 2.3.

It is to be noted here that the sending and receiving end demodulators being the same, the reconstructed signal is taken directly at the input comparator and passed through a smoothing filter. This output signal is compared to the input signal to compute S/N ratios.

In the simulation model all the blocks are represented in transfer function form, using the Laplace transformation.




FIGURE 2.3.- CVSD simulation block diagram.

The Laplace transformation is a process of transforming a time domain function into the s (complex frequency) domain. The frequency response characteristic and the transfer function of the 7-th order low-pass filter are shown in Figure 2.4.




FIGURE 2.4.- Frequency response and transfer function of the 7th order low-pass filter.

Table 2.1 and Figure 2.5 give the simulation results obtained for the CVSD with a 750Hz test tone at four delta sampling frequencies.

SAMPLING INPUT FREQ. AMPLITUDE	S/N ratios in db			
	16KHz	19.2Khz	32KHz	38.4KHz
0.01			6.87	10.93
0.03	4.78	5.76	17.22	21.44
0.10	9.27	14.95	20.59	23.07
0.30	9.07	14.84	22.16	26.28
0.60	11.14	13.59	25.34	28.15
1.00	12.89	14.03	23.90	26.91
2.00	13.97	16.18	21.85	23.40
3.00	14.08	15.96	20.20	21.69
6.00	13.77	14.90	16.65	17.04
v _{DC}	261mV	261mV	525mV	525mV

TABLE 2.1.- CVSP computed S/N ratios for a 750 test tone

2.2. CONVERTERS

Delta Modulation and PCM are two different methods of digitally representing an analog signal. Both transmit only samples of the input signal and thus the information on the signal is available only at sampling time. In the present application, they differ in two ways:

- -they do not use the same digital code to transmit the information on the samples.
- -their sampling rates are different.

Therefore, a PCM decoder receiving a binary delta sequence is unable to reconstruct the analog signal for two reasons:

- -as sampling rates are different, it is not looking for the information at the right time.
- -as the codes are different, it cannot "understand" the meaning of the binary words it is receiving.




FIGURE 2.5.- CVSD computed S/N natios for a 750 Hz test tone.

To interface between delta and PCM systems, the DDMC has to realize a code conversion and a sampling rate conversion. This is done by using an intermediate binary code which permits easy conversion to and from delta or PCM. The sampling rate conversion is made at this coding level.

The selected intermediate code is a linear binary representation of the signal amplitude (linear PCM). It permits easy rate conversion by means of interpolation methods.




FIGURE 2.6. - General Method of Digital Conversion.

In the Λ to PCM DDMC, a delta code word is converted (code conversion, Fig. 2.6) into a linear PCM code word (intermediate code). The intermediate code words are produced at the Λ sampling rate (38.4 32.0, 19.2 or 16 kHz). These code words are needed at the PCM sampling instants. As the output PCM uses an 8kHz sampling rate, a rate conversion from the delta sampling frequency down to the PCM sampling frequency is necessary. After this conversion the intermediate code words are available at PCM sampling rate. A second code conversion is necessary to transform the intermediate code word (linear PCM) into the output PCM word (compressed PCM).

In the PCM to Δ DDMC (Fig. 2.6), the reverse operations are performed. The input PCM word (compressed PCM) is converted into a linear PCM word (intermediate code) by a code conversion. This intermediate code word is then made available at Δ sampling instant by a rate conversion. This result is an intermediate code at the Δ rate which is converted (code conversion) into the output delta code.

2.2.1 GENERAL MODELS

The delta to PCM and PCM to delta DDMC's are completely digital. They work with sampled signals expressed in binary form.

Therefore, once per sampling period each block in Figures 2.7(section 2.2.1.1.) and 2.9(section 2.2.1.2) receives

a binary number which represents the input value and uses it to compute the output value which is also a binary number.

2.2.1.1. DELTA MODULATION TO PCM CONVERSION

Figure 2.7 shows the general model of a Λ to PCM DDMC. The code conversion, from delta to linear PCM (intermediate code) is made by the gain control circuit and the digital integrator.



FIGURF 2.7. - General Model of a D to PCM DDMC.

The intermediate code represents the amplitude of the transmitted signal. To reconstruct this amplitude (at the delta sampling rate) the incoming delta sequence is first fed into the gain control circuit which determines the delta step size. This gain control circuit is a logic circuit which utilizes an algorithm similar to the algorithm of the delta modulator. Using the delta sequence, it generates once per A period a binary word which represents the value of the delta step at this instant. The digital integrator is another logic circuit which determines the amplitude of the transmitted signal by adding the delta step values. It is a digital addition and the output is a binary word: the intermediate code word.

The digital filter and the sampler at PCM rate realize the delta to PCM rate conversion. The digital filter is a logic circuit which transforms the digital version of the signal (represented by the binary intermediate code) in the same way as a continuous filter would transform the analog version of the same signal (represented by an analog voltage). It is a low-pass filter (cut-off frequency around 3.5 kHz) whose purpose is to attenuate high frequency components of the delta quantizing noise. The output of the filter is again a sequence of binary words which represents the transmitted signal smoothed by the low-pass characteristic.


The rate reduction from delta frequency down to 8 kHz is made by the sampler. At the input of the sampler, the amplitude of the voice signal (intermediate code word) is known at each delta sampling instant. The sampler is a logic circuit which has to generate an intermediate code word at each PCM sampling time. The complexity of the circuit depends on the delta sampling rate.

At 32kHz, the sampler only needs to disregard three samples out of of four and keep the fourth one. At 19.2kHz and 38.4kHz the circuit is more complex because the delta rate is no longer a multiple of the PCM rate and the sampling instants are not coincident. In this case the PCM sampling time is generally in between two delta sampling times and as the value of the intermediate code is known only at delta sampling time, the value at PCM sampling time must be estimated by an interpolation method. The interpolation method depends on the system signal-to-noise ratio (i.e depends on the type of delta modulation and on the sampling frequency):

-when possible without degrading the system performance, a zero-order digital holder is used. In this case the latest available value is stored (hold) and used when needed (Figure 3.3).

-when a higher quality is necessary, a linear interpolation is used (Figure 2.8).

Such interpolations add noise to the system and in some cases a low-pass digital filter (cut-off frequency around 3.5kHz) must be placed after the interpolator to remove excessive out-of-voice-band noise.



D1 and D2 are two successive code words at Δ sampling time. P1 and P2 are two different estimates of the code value at PCM sampling time. P1 is obtained by zero-order holding and P2 by linear interpolation.

FIGURE 2.8.- Interpolation Methods

The intermediate code word which appears at the output of the sampler at PCM rate is a binary linear representation of the transmitted signal. This linear word is then compressed into the 7 or 8 bit PCM code according to the remote PCM channel bank characteristic.

2.2.1.2. PCM TO DELTA MODULATION CONVERSION

The general model of a PCM-delta DDMC is shown in Figure 2.9.




FIGURE 2.9. - General Model of a PCM to DDMC.

The PCM expander converts the incoming PCM word (compressed) into the intermediate code word (linear PCM, see Figure 2.6).

The sampler performs the rate conversion from PCM to delta sampling frequencies. The PCM sampling rate being smaller than the delta cne, intermediate code words (in between two PCM samples) are estimated by interpolation methods similar to those of section 2.2.1.1. At the output of the sampler, binary intermediate code words are available at delta rate.

The comparator and the gain control circuit and the digital integrator realize the conversion from intermediate to delta codes. At each delta sampling time, the intermediate code word is compared to the binary word generated by the feedback loop gain control and integrator. A delta bit one or zero is produced depending on the result of the comparison (positive or negative result). This delta bit is available for transmission and is also fed into the feedback loop. With this information, the gain control circuit and the digital integrator determine the value of the reconstructed signal. The gain control and the integrator were described in section 2.2.1.1.

2.2.2. SYSTEM APPROACH

Performances of PCM and delta codecs are evaluated by computing the amount of quantizing noise they add to the transmitted signal. The same criterion has to be used for the DDMC, but it is impossible to consider it alone. The converter receives a binary code and produces another code which cannot be used directly to compute the signal-to-noise ratios. Therefore, the DDMC must be simulated when inserted in the complete codec-converter-codec system.

The objective is to have a quality better (or equal) than the quality obtained by going back to an analog signal to make the conversion. Thus, the complete systems shown in Figure 2.10 have to be simulated and their per-




Figure 2.10A. - Reference System




FIGURE 2.10B .- System with DDMC's.

formances compared, the signal-to-noise ratio of the analog system being used as a reference. It must be noted that the DDMC, being digital, can be exactly simulated on a general purpose computer. This is not true for the delta and PCM codecs which are partly analog circuits which have to be digitized in order to be simulated. Because of analog hardware inperfections, the real codecs introduce more degradation than the simulated ones and therefore the DDMC could be designed to give a S/N lower (probably by 2 or 3db) than the reference but would still offer the same quality as the analog system. However, it was decided to design it to obtain the same S/N as the reference for the following reasons:

- 1. to have as good a quality as possible,
- since no practical tests had yet been made, the difference between computed and real performances of the analog system could not be properly evaluated.

2,2,2,1, 16kHz DELTA TO PCM (FIGURE 2.11)

In Figure 2.11 and in all the following figures the digital filters are defined by their Z-transfer functions. Each filter is represented by a box which contains the function with the proper coefficient values.

As explained in Section 2.2.1.1 the first block is the gain control circuit which receives the delta sequence and which generates, once per sampling period, a binary number representing the delta step size. In the case of CVSD the gain control circuit is made of a logic block followed by an analog syllabic filter (see section 2.1.2). Therefore, the DDMC gain control circuit contains the same logic block followed by a digital syllabic filter.

The digital integrator is a digital first-order lowpass filter with a very low cut-off frequency. It digitally ingegrates all the binary numbers received from the gain control circuit and produces, once per delta sampling period, a binary number which represents the sum of all the delta steps. This binary number is the intermediate code word.

The intermediate code word is then processed by a 4th-order digital low-pass filter in order to attenuate high frequencies of the quantizing noise before the rate conversion. Once per delta sampling period the filter produces a linear PCM word (binary number) which represents the transmitted voice signal from which the delta noise has been filtered.

The rate conversion form delta to PCM sampling frequency is made by a zero-order holder (see section 2.2.1.1) followed by a sampler at 8kHz (PCM rate). The output of the sampler is a linear PCM word (intermediate code) which is digitally compressed (see section 2.2.1.1) to produce the PCM word.

2.2.2. PCM to 16kHz DELTA (FIGURE 2.12)

The intermediate code (linear PCM) at PCM rate is produced by the PCM expandor (see section 2.2.1.2).

The rate converter must increase the sampling frequency from 8 to 16 kHz. It is made of a linear interpolator (section 2.2.1.1) and of a first-order low-pass digital filter. The low-pass filter (cut-off frequency 3.2 kHz) smoothes the staircase type signal given by the linear interpolation. The output of the filter is thus the intermediate code at 16kHz.

The intermediate code to delta conversion is made by comparing the value of the intermediate word to the value of the digital number produced by the feedback loop. As explained in Section 2.2.1.2 delta bit 1 or 0 is transmitted depending on the

result of the comparison and the feedback loop is composed of a gain control circuit and an integrator similar to those of Section 2.2.2.1.




FIGURE 2.11. - 16kHz CVSD to PCM DDMC

2.2.2.3. 32kHz Delta to PCM (FIGURE 2.13)

Except for the sampling frequency this converter is similar to the one of Section 2.2.2.1. Again a 4th—order low-pass filter is used to attenuate delta noise high frequencies. Its cut-off frequency is 3.2kHz. As indicated in Section 2.2.1 the holder and smoothing filters are not necessary when the sampling rate is reduced from 32kHz to 8kHz. As sampling times are coincident it suffices to use one sample out of four and to disregard the three others.

It must be noted that the coefficient values of a digital filter depend on the sampling frequency. Therefore the coefficients of the 32kHz filter (integrator and low-pass filter) are different from the coefficients of the 16 kHz filters of Section 2.2.2.1 even though the frequency responses are similar.

2.2.2.4. PCM TO 32KHZ DELTA (FIGURE 2.14)

Except for the sampling frequency, this circuit is the same as the one of Section 2.2.2.2.




FIGURE 2.12. - PCM to 16kHz CVSD.




FIGURE 2.13. - 32kHz CVSP to PCM

2.2.2.5. 19.2KHZ DELTA TO PCM (FIGURE 2.15)

A 4th- order low-pass filter with a 3.2kHz cut-off frequency is used to attenuate the quantizing noise. A zero-order holder with a second-order low-pass filter sampled at 64kHz and with a 5kHz cut-off frequency is used in the sampler. To reduce from 64kHz to 8kHz, it suffices to use one sample out of eight, the sampling times being coincident.

2.2.2.6 PCM TO 19.2KHZ DELTA (FIGURE 2.16)

The PCM to delta rate converter is made of a linear interpolator followed by a second-order low-pass filter at 64kHz (cut-off frequency: 5 kHz). The sampling frequency is then reduced to 19.2 kHz by a holder and one more first-order low-pass filter (cut-off frequency: 3 kHz).

The intermediate code word is now available at Δ rate. The conversion from intermediate to delta code is made, as explained in Section 2.2.2.2, by a digital comparator and a feedback loop.




FIGURE 2.14.- PCM to 32kHz CVSD




FIGURE 2.15- 19.2kHz CVSD to PCM DDMC.

2,2,2,7, 38,4 kHz DELTA TO PCM (FIGURE 2.17)

The block diagram is the same as the one shown for the 19.2kHz Delta to PCM DDMC (Section 2.2.2.5). Only the filter coefficients are different because the sampling frequency is different.

2.2.2.8. PCM to 38.4KHz DELTA (FIGURE 2.18)

Again the principle is the same at 38.4kHz as at 19.2kHz and the explanations given in section 2.2.2.6 are still valid. Only the coefficient values and the sampling frequency are different.

2.2.2.9 PERFORMANCES

Figures 2.19, 2.20, 2.21 and 2.22 show the signal-to-noise ratios computed by simulating codecs and DDMC's at the four sampling frequencies. At some signal levels, DDMC's perform slightly better than the reference and at some others slightly worse. This is because the analog filters of the reference and the digital filters of the converters do not have exactly the same cut-off frequencies. As we used a single input frequency in the simulation, the quantizing noise spectrum was peaky and the




FIGURE 2.16. - PCM to CVSD, 19.2kHz.

S/N was therefore quite sensitive to cut-off frequency. Results are judged good since average S/N ratios are similar over the complete dynamic range.




FIGURE 2.17. - 38.4kHz CVSD to PCM DDMC




FIGURE 2.18. - OCM to CVSD, 38.4kHz




FIGURE 2.19.- S/N of simulated CVSD to PCM converter.






FIGURE 2.20.- S/N of simulated PCM to CVSD converter





3. IMPLEMENTATION

3.1. DELTA CODEC

3.1.1. CIRCUITRY DESIGN

3.1.1.1. MODULATOR

The CVSD encoder-decoder drawing is shown in diagram B2 of Appendix B.

Comparator 2 is an open loop operational amplifier, without frequency compensation. Its output is clipped by R18, R19 CR2 to drive shift register 4 (0-5V). The output of the register gives bits at sampling times NT, (N-1) T, (N-2)T.

Similarity bit detector gates 5,6 give a logic 1 at the collector of Q3 when the outputs of the three shift registers are equal. This logic 1 is then integrated with a 4.4ms fine time constant. When Q3 is off, CR1 is on, and the time constant is then given by R4+R7 and C1, When Q3 is saturated, CR1 is off and the time constant is given by R5+R7 and C1. Potentiometer R60 gives a control voltage $(V_{\rm C})$ which is slightly positive when there is no audio input.

Transistors Ql and Q2 operate as gates and let pass the control signal (V_c) either by the input + or by the input of multiplier ll. The multiplier output gives a balanced, square signal of amplitude 2V_cx multiplier gain. Its symmetry around zero is adjusted by rotentiomer R130 (drift adjustement). The output is integrated by R15 and C2.

3.1.1.2. DEMODULATOR

The decoder is similar to the encoder, but there is no comparator. In addition, there is a smothing filter at the output. It is a low-pass filter with a 4kHz cut-off frequency and a minimum rolloff of 130dB/Oct. The pass band has a 3dB ripple or less and the stopband rejection is at 45dB or greater. The D.C. gain is \(\frac{1}{2}\).

3.1.1.3. DELTA CODEC CHARACTERISTICS

3.1.1.3.1. POWER SUPPLY

For one modulator-demodulator (codec)

Voltage	Current	Power		
+15V	25mA	0.375mW		
-15V	8m/A	0.120mW		
+ 5V	110mA	0.550mW		

Power Supplies: Harrison 5201B-Hewlett-Packard

3.1.1.3.2. CLOCKING RATE

The codec is optimized to operate from 16kbits/s to 38.4kbits/s. The clock controls a TTL circuit (levels 0,5V).

3.1.1.3.3 IMPEDANCE OF CODEC

Input Impedance: 2.2kΩ

Output impendance: 68Ω (R23 is a loading resistor). It is not used if the output is connected to an adapted line (680Ω) .

3.1.1.4 ALIGNMENT

3.1.1.4.1 MODULATOR

The input being grounded, modulator R60 is adjusted for triangles of 40mV p-p at 19.2kbits/s and 20mV p-p at 38.4 kbits/s.

The input being a 800Hz test tone, the symmetry of the multiplier output is adjusted by potentiometer R130. The multiplier not being linear over the total dynamic range, the 800Hz test tone amplitude must be chosen at middle range (from low levels to saturation $\Re-15\mathrm{db}$).

3.1.1.4.2 DEMODULATOR

The modulator input being grounded, demodulator R60 is adjusted for triangles of 20mV p-p at 19.2 and 38.4 kbits/s.

Demodulator R-130 must be adjusted exactly as modulator R-130 (see 3.1.1.4.1).

3.1.1.5 COMPONENTS

The components required are described in detail in Appendix C.

3.2. CONVERTERS

3.2.1. STRUCTURE OF THE DDMC

The aim of the present work is to prove the feasibility of direct digital conversion between delta and PCM and it is only required to build a single channel system.

For a single channel converter, serial operations require less hardware than parallel ones. Therefore, the DDMC prototype will be implemented with a serial structure.

3.2.2. DESIGN

3.2.2.1. DIGITAL FILTERS

Digital filtering is the process of spectrum shaping using digital hardware. The aims of digital filtering are the same as those of continuous filtering but the processed signals are discrete instead of being continuous.

In a digital filter, the input and output signals are not represented by a continuous waveform but by samples. Usually the sample values are given by binary numbers. Once per sampling period, the filter receives a signal sample and produces by means of digital logic operations an output sample.

The output sample y(nT) of a digital filter at time nT (sampling period T seconds) is computed from the input sample (x(nT)) and a linear combination of past inputs and outputs

$$y(nT) = \sum_{i=0}^{N} a_i x((n-i)T) \qquad -\sum_{i=1}^{M} b_i y((n-i)T) \qquad (3.1)$$

where the a's and b's are constant coefficients. Equation 3.1 is called a finite difference equation.

The logic circuit which implements the operations of Equation 3.1 is schematically represented in Figure 3.3.

The input sample x(nT) is fed into a one period delay block. x((n-1)T) is available at the output of this block. There are N such delay blocks connected in tandem which provide the values of x((n-1)T), x((n-2)T),..., x((n-N)T). Each of these x((n-i)T), i=0 to N, is multiplied by its weighting factor a_i . Similarly, M delay blocks provide the values of y((n-i)T), i=1 to M, which are multiplied by the coefficients b_i . An adder gives the output value y(nT) by computing the sum of all these terms.




FIGURE 3.3.- Digital Filter

In the following, the filters that are used in the DDMC are described. For each filter, the z-transfer function, the finite difference equation and a block diagram representation are given. The finite difference equation is a particular case of the general equation 3.1 and the block diagram is a simplification of Figure 3.3 in which all the paths where the coefficients equal zero have been removed.

First-order low-pass filter

z-transfer function:


$$\frac{\mathbf{y}(\mathbf{z})}{\mathbf{x}(\mathbf{z})} = \mathbf{H}(\mathbf{z}) = \frac{1}{1 + \mathbf{K}_1 \mathbf{z}^{-1}}$$
 (3.2)

where K₁ is a constant coefficient similar to the a's and b's.

Finite difference equation:

$$y(n) = x(n) - K_1 y(n-1)$$

Block diagram representation:



Second-order low-pass filter

z-transfer function:

$$H(z) = \frac{1}{1 + K_1 z^{-1} + K_2 z^{-2}}$$
 (3.4)

where K_1 and K_2 are constant coefficients.

Finite difference equation:

$$y(n) = x(n) - K_1 y(n-1) - K_2 y(n-2)$$
 (3.5)

Block diagram representation:




FIGURE 3.5.- 2nd-order digital filter.

Second-order filter with prediction

z-transfer function:

$$H(z) = \frac{1 + K_1 z^{-1}}{(1 + K_2 z^{-1}) (1 + K_3 z^{-1})}$$
 (3.6)

where \mathbf{K}_1 and \mathbf{K}_2 and \mathbf{K}_3 are constant coefficients.

Finite difference equation:

$$y(n) = x(n) + K_1 x(n-1) - (K_2 + K_3) y(n-1) - K_2 K_3 y(n-2)$$
 (3.7)

Bloc diagram representation:




FIGURE 3.6.- 1-zero, 2-pole digital filter.

Two-pole & Two-zero filter

z-transfer function:

$$H(z) = \frac{1 + K_1 z^{-1} + K_2 z^{-2}}{1 + K_3 z^{-1} + K_4 z^{-2}}$$
 (3.8)

where K_1 , K_2 , K_3 and K_4 are constant coefficients.

Finite difference equation:

$$z(n) = x(n) + K_1 x(n-1) + K_2 x(n-2) - K_3 y(n-1) - K_4 y(n-2)$$
 (3.9)

Block diagram representation:




FIGURE 3.7.- 2-pole,2-zero digital filter.

3.2.2.2. FILTER COEFFICIENT ROUNDING.

Once the theoretical values of the coefficients have been computed, they have to be rounded off in order to make the practical implementation as simple as possible.

To minimize the hardware complexity and/or the operating times in the converter, we changed the theoretical values of the filter coefficients for approximate values requiring as few additions and subtractions as possible. Of course this coefficient rounding modifies the filter frequency response and the amount of simplification was limited by the desired filter performance. It must be noted that the filter characteristic is more sensitive to coefficient rounding when the sampling frequency is high. For this reason, coefficients are generally simpler at 19.2kHz than at 32 or 38.4kHz.

3.2.2.3. SELECTION OF SUITABLE WORD LENGTH

The system was, as described in Section 2.2, simulated on a general purpose computer. Samples were represented by floating-point binary words with all the precision of the computer.

Floating-point arithmetic is difficult to implement with serial circuits and thus, fixed-point operations are made in the DDMC. The word length must be as short as possible to keep the amount of hardware minimal. Limiting the number of bits per word introduces noise in the filters and we must determine the smallest word length which does not noticeably degrade the system performances.

In general, the results of the multiplication of a sample by a filter coefficient needs an infinite number of bits to be exactly represented. Of course, the result must be truncated and thus noise is introduced at each multiplication. As truncation limits the number of levels available to code the result, it is really quantizing noise which is added to the signal.

For example, if the result of the multiplication is represented by a word which has only two bits after the binary point, the difference between two consecutive levels is $\frac{1}{4} = 0.25$ This means that only values such as 0.25, 0.5, 0.75 are available. If the multiplication result is 0.62, it is truncated down to 0.50 (quantizing error = 0.62 - 0.50 = 0.12). The difference between two consecutive levels is the quantization step.

Let us assume that there are M filters in tandem in the DDMC. Each filter requires one or more multiplications. In a given filter (filter number i; i=1,..M) the multiplication results are truncated with a quantizing step S_i .

It is possible to evaluate approximately the noise contribution of the truncations if we assume that the quantizing error is uniformly distributed and that noise samples are uncorrelated. The total truncation noise power $(P_{\overline{m}})$ of a converter as a function of the quantization steps is found to be:

$$P_{T} = C_{1}S_{1}^{2} + C_{2}S_{2}^{2} + \dots C_{M}S_{M}^{2}$$
 (4.1)

where C_1 , C_2 ,... C_M are numerical coefficients, and S_1 , S_2 ,... S_M are the quantization steps of the M filters.

To be practically unnoticeable, it is assumed that the truncating noise $(P_{\overline{T}})$ must be 6db below the system noise as computed without truncation in Section 2.2. It was also decided that the contribution of all filter noises should be equal

i.e.
$$C_1 S_1^2 = C_2 S_2^2 = ... C_M S_M^2 = P_T/M$$
.

Thus, we were able to compute approximate values for S_1 , $S_2...S_M$ and to determine how many bits were necessary after the binary point. For instance, if we compute:

$$S_i = \sqrt{\frac{P_T}{Mc_i}} = 0.34$$
, we need two bits after the binary

point to represent results of multiplications in the ith filter. This gives:

$$s_i = 2^{-2} = 0.25 < 0.34$$

As several assumptions had been made to obtain these values, simulations, where all the truncations were made, were run to check the results. In some cases, the number of bits had to be modified but theoretical and simulated values were very close.

The maximum values of the samples were also computed to determine the number of bits on the left of the binary point. This was straightforward as the gains and the input signals of the filters were known.

Figures 3.8 to 3.17 give the complete schematics of the CVSD DDMC's (explained in Sections 2.2.2) at 16, 19.2 32 and 38.4kHz sampling rates. Word lengths are indicated for each filter by numbers in brackets. The following conventions are used:

(a,b.c)

a: indicates if a sign bit is needed (it is not needed for the syllabic filter which is always positive).

a = 1 requests a sign bit

a = 0 means that a sign bit is not necessary.

b: indicates the number of bits on the left side of the binary point.

c : indicates the number of bits on the right side of the binary c can be negative. This means that there is no bit on the point. right side of the binary point and that the truncation is made on the left side up to the bit of weight 2-|c|.

EXAMPLES:

(1,4.2) indicates a word which is either positive or negative, whose maximum value is:

$$2^3 + 2^2 + 2^1 + 2^0 + 2^{-1} + 2^{-2} = 15.75$$

and whose smallest non-zero value is:

$$2^{-2} = 0.25$$
.

Total number of bits: 1 + 4 + 2 = 7

(0,5.3): always positive; maximum value:

$$2^4 + 2^3 + 2^2 + 2^1 + 2^0 + 2^{-1} + 2^{-2} + 2^{-3} = 31.875$$

minimum value:

$$2^{-3} = 0.125$$

Total number of bits: 0 + 5 + 3 = 8

(1,7-3): positive or negative; maximum value:

$$2^6 + 2^5 + 2^4 = 102$$

minimum value:

$$2^4 = 16$$

Total number of bits: 1 + 7 - 3 = 5

S/N ratios obtained with truncation paramaters were given in Section 2.2.2.




FIGURE 3.8. - A frequency to PCM frequency conversion circuit.




FIGURE 3.9.- PCM frequency to Δ frequency conversion circuit.




FIGURE 3.10. - △-PCM 16K.




FIGURE 3.11. - 19.2kHz Δ-PCM.




FIGURE 3.12. - 32K △+ PCM.




FIGURE 3.13. - 38.4K Δ-PCM.




FIGURE 3.14. - PCM+∆ 16K




FIGURE 3.15. - 19.2kHz PCM+A




FIGURE 3.16.-PCM→∆ 32K




FIGURE 3.17.- PCM→ ∆ 38.4K


3.2.2.4. BASIC PRINCIPLES OF THE SERIAL REALIZATION OF THE DDMC

This section deals with the basic principles of the realization of the DDMC. The detailed descriptions are given in Appendix A and B. Some specific integrated circuits (IC) are given as examples; other IC's might be used.

Serial operations are made synchronously starting from a fast clock (CF) within the DDMC. The clock frequency must be at least .064x19 = 1.216MHz (.064MHz being the sampling frequency of the interpolator section, operating with 19 bit words). CF is generated from the 8kHz clock of each PCM system and multiplied by 192 to give a 1.536MHz fast clock.

CF acts upon shift registers (SR) or D flip flops, on the negative transition. But a specific SR or D flip flop is clocked only during determined intervals, within the period T (because of various sequences of operations, different binary word lengths..). So an information on chronology during T is needed. This will be performed by counting the transitions by means of a binary counter.

The binary counters used in the DDMC are made of shift registers: each transition of the shift register clock (CC) shifts a logical one through the register.




So, S_x is equal to zero from the reset of the counter (parallel transfer of zero) to the x shift of the clock CC. S_x is then equal to one up to the counter reset.

During each sampling period, the serial computations are over when S reaches a value S_n this value being dependent upon the order of the most significant bit, within the DDMC. It is of no use to count beyond S_n . Then, the counter clock CC will be:

As desired, this stops the counting. At the beginning of the next sampling period, forcing each S to 0 will make the counter run again. Such a reset of the counter is performed by a monostable M, triggered at the beginning of each sampling period.

A phase diagram of the events between Z sampling times (given by the negative transition of monstable M) is shown in Figure 3.18.

M and CF are independent signals. Successive values of S determine whether or not CF must be sent on a specific SR or D^X flip flop. In order to prevent critical races, the clock input on SR and D flip flop is always inhibited by S_1 . Thus a transition on CF cannot shift any register without being counted (S_1 is the result of the first transition of CF on the counter).



These are the timing conditions during the basic operations which are:

- -right shift of parallel storage in a shift register.
- -parallel or serial, addition or subtraction.
- -multiplication of a binary word by a constant.
- -conversion from Δ to PCM sampling frequencies (or vice versa).

3.2.2.4.1 SHIFT - REGISTER (SR)

They are of the MC 7495 type. They come in four position chips, and several of them are connected in series, so as to get the desired number of positions. When the number of positions is one more than a multiple of 4, a clocked J-K flip-flop can be used for the additional positions.

MC 7495 performs parallel in / parallel out, right and left shift depending upon the logic level present at the mode control input MC. In fact only right shifts and parallel in will be performed.

Serial transfer (shift) is made on the negative transition of a clock CS while MC=0; parallel in is related to a clock CP and MC=1.

3.2.2.4.2. ADDITION AND SUBTRACTION

Only full adders are used. Subtraction is made by adding the 2's complement of the subtrahend. A 1's complement of the subtrahend is first obtained by complementing each bit, then a 2's complement by adding 1 in the least significant position: the initial carry is set to one.

Serial addition or subtraction

A serial adder is shown in Figure 3.19. A one bit full adder MC 7480 is used. The carry from the addition of 2 bits is stored in a D flip-flop MC 7479, for its use during the addition of the next higher order bits.




FIGURE 3.19. - Serial adder (A+B)

The initial value of the carry is set to 0, by the same monostable M that resets the binary counter. Thus, the carry is set prior to the shift of bits. A serial subtractor is shown in Figure 3.20.

Complementation of the bits of the subtrahend is done by using the inverting input of the full adder. Monostable M sets the initial carry at one.

As a conclusion, serial adders or subtractors are composed of one full adder MC 7480, one D flip-flop and 2 inverters (that can be shared with other adders or subtractors). In the following they will be called Full Adder (FA), and symbolized as in Figure 3.21.




FIGURE 3.20. - Serial subtractor (B-A)

FIGURE 3.21. - Symbols

Carry must be stored whenever at least one bit changes at the input of the FA. So the clock on the D flip-flop must be the union of both serial clocks of the 2 SR containing the terms of the addition.

3.2.2.4.3. MULTIPLICATION OF A BINARY WORD X BY A

This operation is found in all digital filters. The problem of multiplication by a constant is a problem of multiplication by powers of 2 (shifts) and additions.

If so, only right shifts are performed, since all coefficients are of the form 2^{-n} , with $n \ge 0$. For a right shift, the least significant bits are ignored, whereas the sign bit is entered at the left of the binary word.

The multiplication by 2^{-n} can be performed while shifting the binary word through its SR. The output of the n^{th} position of the SR is used (least significant bit position being numbered 0^{th}). If p is the length of the binary word, the sign bit must be sent after the $(p-n)^{th}$ shift.

The three NAND gates in Figure 3.22 perform the previous operations and deliver, in series, an output y=x/8.

The sign of the binary word x is kept in memory during the shifts (sign memory SM) in a D flip-flop clocked prior to the beginning of the shifts (monostable M).




FIGURE 3.22.- Multiplication by 2^{-3}

The value of y is then added algebraically to other values of $(x)(2^{-n})$ in order to perform the multiplication by a constant. This is done with 2-input serial adders or subtractors (FA), connected in such a way as to minimize the delay of propagation of partial results, and to avoid overflow on partial results.

3.2.2.4.4. CONVERSION FROM A TO PCM SAMPLING FREQUEN-CIES (OR VICE VERSA)

The Δ and PCM clocks not being synchronous, a buffer register (B) is to be introduced between the Δ and the PCM shift register (Figure 3.23). The Δ sample is found in the SR1 register, after computation during a time smaller than the sampling period. The Δ sample is entered in parallel in the buffer B (write order with clock CW). The output of this buffer is sent, also in parallel, in the input register SR0 of the PCM section (Read order with clock CR). The write and read Orders are found during conversion from PCM to Δ .




FIGURE 3.23.- Introduction of the buffer B when shifting from one sampling frequency to another

The READ order must not follow the WRITE order by less than T₊T_s where T_s is the maximum propagation delay time of the buffer and T_s the Set-up time in SRO (the hold time is zero in the worst case). If this condition is not respected, the binary word might be altered during the frequency conversion.

A solution to this problem is to delay the READ order by maintaining CR high if it was so on the negative transition of CW.

The circuit in Figure 3.24 generates the clocks CW and CR, departing from CRA and CWA, which will be the sampling clocks (either $F\Delta$ or CPCM). The two delay blocks are needed to compensate for delay propagation times in the shift registers and D flip-flop, and critical races.




FIGURE 3.24. - Generator of CR and CW for a frequency conversion

A D flip flop MC 7479 makes the decision whether to delay or not, by generating a pulse $T_{\rm D}$ at the Q output if CRA=1 on the negative transition of CWA. This pulse is added to CR' with an OR gate; so the negative transition of CR is delayed with respect to CR', when it is needed.

If the D input of the flip flop changes during the setup or holding time, the Q output cannot be predicted after clocking. But its value, either 1 or 0, will make the decision whether to delay or not.

3.2.2.5. OVERALL PICTURE

The DDMC converts CVSD delta signals at 16, 19.2, 32 and 38.4kbps into one channel of the D.1, TD968, TD660 and A law PCM channel bank multiplexers and vice versa.

3.2.2.5.1. △→PCM DDMC

The delta to PCM part of the DDMC prototype is built with 21 boards as represented in Figure 3.25.

- -Board B-22 is the CVSD coder-decoder.
- -Boards B-10 to B-12 contain the logic gain control circuit, the digital integrator, the digital syllabic filter and the output filter of the 16kHz digital demodulator shown in Figure 3.10.
- -Boards B-13 to 15 contain the logic gain control circuit, the digital integrator, the digital syllabic filter and the output filter of the 19.2kHz CVSD digital demodulator shown in Figure 3.11.
- -Boards B-16 to B-18 contain the logic gain control circuit, the digital integrator, the digital syllabic filter and the output filter of the 32kHz CVSD digital demodulator shown in Figure 3.12.
- -Boards B-19 to B-21 contain the logic gain control circuit, the digital integrator, the digital syllabic filter and the output filter of the 38.4kHz CVSD digital demodulator shown in Figure 3.13.
- -Boards B-7, B-8 and B-9 work with the four delta frequencies and contain the holder from Δ to 64 kHz sampling rate, the filter at 64kHz and the delta timing circuit shown in Figure 3.8.
- -Board B-5 contains the digital PCM compressor for the four PCM systems.

-Boards B-1, B-3 and B-4 are the interface boards.

3,2,2,5,2, PCM+A DDMC

The PCM to delta part of the DDMC prototype is composed of 14 boards as represented in Figure 3.26.

- -Boards T-1, T-3 and T4 are the interface boards. The first one contains the analog circuit, the clock rating, the pulse shaping and the phase-lock loop. The second one has the channel words and counters to extract the channel information to be converted. The last one contains the framing detector.
- -Board T-5 (non existant) would have contained the interface between the A-law multiplexer and the DDMC.
- -Board T-6 contains the four expanding laws.
- -Boards T-7, T-8 and T-9 work with the four different delta frequencies and contain:
 - -the sign adjustment (T-7),
 - -the liner interpolator from 8 to 65kHz (T-8)
 - -the delta timing filter
 - -the low-pass filter from 64kHz to the delta sampling rate (Figure 3.9).
- -Board T-10 contains the 16kHz digital modulator CVSD circuit shown in Figure 3.14.
- -Boards T-11 and T-12 contain the 19.2kHz digital modulator CVSD circuit as shown in Figure 3.15.
- -Boards T-13 and T-14 contain the 32kHz digital modulator CVSD circuit as shown in Figure 3.16.
- -Boards T-15 and T-16 contain the 38.4kHz digital modulator CVSD circuit as shown in Figure 3.17.

The detailed circuit descriptions and drawings of each of the previously mentioned boards are presented in Appendices A and B.




FIGURE 3.25. - A+ PCM DDMC.




FIGURE 3.26. - PCM+A DOMC

4. TESTS

In the following section the objective and subjective test results obtained with the DDMC prototype are presented.

4.1. OBJECTIVE TESTS

The following procedure is followed simultaneously for the four delta sampling frequencies, so that the dynamic range of the PCM and the delta modulation systems are coincident for any delta sampling rate.

4.1.1. TEST PROCEDURES

The set-ups used to measure the signal-to-noise ratio and linearity of the DDMC converter are illustrated in Figures 4.1 to 4.4.

The following equipment is required:

- A precise wave generator: hp 200CD.
- A distortion analyser: hp332 A
- Two RMS voltmeters: hp model 403B
- Two oscilloscopes: Tektronix 543B

The test sequence is as follows:

- -1 PCM → ∆ DDMC
- -2 Delta back to back
- -3 PCM $\rightarrow \Delta$ analog conversion
- -4 PCM back to back
- $-5 \Delta \rightarrow PCM DDMC$
- -6 Δ + PCM analog conversion.

4.1.1.1. PCM → △ DDMC SET-UP

Figure 4.1 illustrates the PCM \rightarrow Δ DDMC measurement setup.




FIGURE 4.1. - CVSD - DEMOD conversion measurement set-up

- A. Adjust the wave generator output power (Pin) to -5dbm with a $800 \mathrm{Hz}$ test tone and measure P_1 .
- B. With the PCM input power (Pin) at -35dbm, adjust the demodulator syllabic filter potentiometer so that the output is at P_1 -30dbm.

4.1.1.2. DELTA CODEC MEASUREMENT SET-UP




FIGURE 4.2.- A codec adjustment set-up

- A. Adjust the wave generator output P_3 (Figure 4.2) so as to obtain the same value of P_1 as in Section 4.1.1.1.
- B. Put the generator output power at P_3 -30dbm and adjust the gain of the delta modulator so as to obtain P_1 30dbm at the delta demodulator output (The delta demodulator adjustment made in Section 4.1.1.1.B should not be changed).

4.1.1.3. PCM → A ANALOG CONVERSION




FIGURE 4.3. - Analog PCM to A conversion set-up.

Channel 1 transmits the PCM digital information; this information is received on channel 5 for digital to analog conversion.

- A. Adjust the wave generator output power to -5dbm.
- B. Adjust the amplifier gain so that the output reconstituted waveform is at P_1
- C. Measure the powers P_{A} and P_{3}

4.1.1.4. A- PCM DDMC CONVERSION




FIGURE 4.4.- A+ PCM DDMC conversion set-up.

- A. Adjust the wave generator output to P_4 (P_4 is approximately equal to P_3).
- B. Adjust the wave generator output to P_4 -30dbm. The analog PCM output should read P_4 -30dbm.

4.1.1.5 A→ PCM ANALOG CONVERSION




FIGURE 4.5. - Δ + PCM analog conversion.

	Δ sampling frequency															
		16					19.	2		32				38	. 4	
Power in db	DDN S/N		Ana S/N		DD S/N	MC L		nal. N L	DDN S/N	AC L	An S/N		DDI S/N		A S/	nal. N L
+10									22	10.5			22.5	10.5		
+5	19.5	10.5	19.5	10.5	19.5	10.5	21	10.5	22	10.5	23.5	10.5	22.5	10.5	22.5	10.
+3	19.5	10.5	19.5	10.5	19.5	10.5	21	10.5	22	10.5	23.5	10.5	23	10.5	23.5	10.
0	19	10	18.5	10.5	20	10	21.5	10.5	24	10	24	10.5	23	10	22.5	10.
-5	20	7	21	6.5	20.5	+7	21.5	7	25.5	+ 8	26.5	7.7	26.5	7.5	26.5	+8
-10	20	+2.3	19	1.2	21	+2.5	21.5	1.6	25.5	+3	28.5	+2	29	2.25	29	2.4
-15	19.5	-1.5	18.5	-3.4	22	-1.5	22	-3	26.5	0	28.5	-2.5	29	1.25	30	-2.4
-20	18.5	-6	18.5	-8	21	-6	21.5	-8.2	27	-4.5	28	-8	29	5.7	30	-7.5
-25	18.5	-10	17.5	-12.5	21.5	-10	21.5	-12	26.5	-9	27	-12	28	10	29	-11.7
-30	16.5	-15.5	17.5	-16.5	20	-16	19.5	-16.5	25	14.5	26	-16.5	26.5	-15	28.5	-15.7
-35	15	-23.5	16	-20.5	16	-23	19	-21	-22	-22	25	-21	24.5	21.5	27	-20
-40																
-45																

TABLE 4.1. - PCM $\rightarrow \Delta$ conversion (D1).

		Λ mampling frequency														
		16	Į H			19	. 2			32			38	.4		
Power in	DDMC And		λnal		DDM	DDMC		Anal.		DDMC		Anal.		DDMC		
+10	17	2.5	20.5	5	19.5	4	23.5	0	21	+3	24.5	-0.5	21.5	+4	26	-1
+5	17	-5	22	-2.5	21	-4	22.5	-2.5	21.5	-3	27	-3.5	22.5	-4	27	-3.5
+3	17.5	-6.5	23	-4.2	24	-6	23.5	-4.2	24	-5.4	27.5	-5	24.5	-5.4	27.5	-5
0	18	-9.5	23	-7.7	19	-9	24	-8	24.5	-10	28.5	-9	26	-8.7	27.5	-9
-5	17.5	-15.7	23	-12	19.5	-14	24	-12	24	-16	28	-13.5	26	-12	27	-14
-10	17.5	-21.5	22	-16.5	18.5	-19.	23	-17.4	22.5.	-22	27.5	-18.5	25.	-20	27	-18.
-15	17	-25	22.5	-20	18	- 24	22.5	-22	21.5	-26	26	-23	24	-25	26.5	-23
-20	14.5	-29.5	20.5	-23.5	18.5	-28	21.5	-26.5	20.5	-30	24.5	-28	21.5	-30	23.5	-27.
-25	11.5	-32	19	-25.7	14.5	-31	19	-30.5	20	32.	23	-32.5	19.5	-35	23	31.
-30							We									
-35							1									
-40																
-45									100							

TABLE 4.2.- $\Delta \rightarrow PCM$ conversion (Di). 56





FIGURE 4.6A.- PCM+D analog conversion (D1).






FIGURE 4.7A.- $\triangle \rightarrow PCM$ analog conversion (D1).




FIGURE 4.78.- $\Delta \rightarrow PCM$ digital conversion (D1). 58

			Δ sam	pling	frequen	су	Service of the servic		
Power in db	i	16	19	. 2	3	2	38.4		
	S/N	Lin	S/N	Lin	S/N	Lin	S/N	Lin	
+10	20	+9	20	+9	20	9	20	9	
+ 5	+16	+4	+19	+4	23.5	4.5	24.5	+4.5	
+ 3	15	+2	+18.5	+2	24.	+2	25.5	+ 2	
0	+14.5	-0.5	+18	-1	25.5	-1	28	-1	
- 5	+15	-6	+19	-6	27	-6	29	-6	
-10	+16	-12	+20	-11	25.5	-11.5	28.0	-11.	
-15	+14.5	-14	+20.5	-14	23	-17	24.5	-17	
-20	+13.5	-21	+16.5	-20	20	-22	22	-21	
-25	+11.5	-24.5	+14	-24	15	-25	16	-25	
-30									
-35									
-40									
-45									

TABLE 4.3.- CVSD modulator - demodulator back-to-back.

Power in db	s/n	Lin.
+10		
+5	18	+5
+3	28	+4
0	28	+2
-5	27	-5
-10	26	-10
-15	24.5	-14
-20	24	-18
-25	22.5	-24
-30	20	-27
-35	17.5	-32

TABLE 4.4. - D1 back-to-back

						Δ	sam	pling	frequ	ency						
		16				19	. 2			32				38.	4	
Power in	DDM S/N		Anal S/N		DDMC S/N		Anal S/N		DDM S/N		Anal S/N		DDMC S/N		Anal S/N	
•10	1												SAT	TURAT	ION	
	-												SAT	TURAT	ION	
+5	+19	+9	+19	+ 9	+19	. 9	+19	+9	20	+9.5	19.5	9.5	+20	+9	19.5	9.5
	+20	+9	+20	19	+20	. 9	+20	+ 9	21	9.0	19.	9.5	+20	+9	19	9.5
	+18	+7		+7	+19	+7	+18	+7	22.5	+7.5	20	7	+23	+7	20	7
- 5	1		+15	+ 2	+17.5	+2	+18	+2	24	+2.5	23.5	+2	+26	+2	25	+2
-10	+15.5				+18	-4	18	-3.5	26	-2.5	25	-4	+26.5	-4	26	-4
-15	+16		15.5	-		-	18	-8	25	8	24	-9	+25	-10	25	-9
- 20	+15	-10	14.5	-8	+18.5	-		1/4/2		-14.5		-14.5	+24.5	-16	24.5	-14.5
-25	+14	-16	14	-14	+18.5	-15	18	-14	+			-		-19		-19
-30	+12	-22.5	+12	-18	+16	-20	+17	-18	ļ	-19	22	-19	+23		-	-23
- 35	+8	-28	+10	-24	+13	-26	+12	-24	17	-25	18	-24	19	-24.	213	-23
-40										-	-	-		-	-	
-45													1		1	

TABLE 4.5. - PCM \rightarrow Δ conversion (TD968).

							Δ	samplin	g fre	equenc	У					
		1	6			19	. 2			32				38	.4	T
Power in	S/.I	MC L	Ana S/N		DD S/N		Ana S/N	1. L	DDI S/N		Anal S/N	L	DDM S/N		Anal S/N	L
+10	19	1.5	19		20	+2	20	0	20	+2	20	0	20	+3	20	0
+5	16.5		16.5	-5.5	19	-6	19	-5.5	24	-6	24.5	-6	24.5	-6	25	-6
+3																
0	16	-12	16	-10	19	-1.1	19	-10	27	-11	27	-10.5	28	-10	28	-10.5
-5	16.5	-17	16.5	-15.5	20	-15.5	20.	-15.5	26.5	-16	26	-16	29	-15	29	-16
-10	18.5		18.5		20.5	-20	+20	-20	26	-20.5	25.5	-21.5	28	-19	27	-21.5
-15	14	-27		-26	18	-24	18	-25.5	23	-25	22	- 27	25	-23.5	23.5	-27
-20	11.5	-32	11.5	-31	16	-27	16	-33	20	-29	18	-33	22	-28	18	-33
- 25	8	-35	9	- 35	14	-31	13	-35	17	-32	13	-40	18.5	-31	13	-40
-30																
-40																
-45												1				

TABLE 4.6. - Δ + PCM conversion. (TD968).

Power in db	S/N	Lin.
+5	24	+6
+3	38	+4
0	38	+2
-5	38	-3.5
-10	37.5	-8
-15	36	-13.5
-20	32	-18
-25	- 28	-23.5
-30	23	-28
-35	18	-33.5

Table 4.7. - PCM modulator-demodulator back-to-back (TD968).




FIGURE 4.9.- PCM system back-to-back.




FIGURE 4.10A.- PCM+ Δ digital conversion.





FIGURE 4.10B.- PCM+ Δ analog conversion. 64






FIGURE 4.11B.- Δ +PCM digital conversion. 65

A. Adjust the wave generator output to P_4 and adjust the amplifier gain so as to have P_A at the output.

4.2 RESULTS

The S/N ratios were taken with the D-1 PCM multiplexer and the TD968. The DDMC prototype working in connection with the D-1 system was tested in the Université de Sherbrooke laboratories. The DDMC working with the TD968 was tested at RADC Laboratories.

4.2.1. DDMC-D1 RESULTS

Table 4.1 shows the S/N and linearity results for PCM to delta analog and digital conversion (DDMC) at four different delta sampling frequencies. Figure 4.6 resumes Table 4.1.

Table 4.2 is similar to Table 4.1 but for delta to PCM conversion. Figure 4.7 resumes Table 4.2.

Table 4.3 gives the CVSD back-to-back S/N ratios and linearity. Figure 4.8 resumes Table 4.3.

Table 4.4 gives the Dl back-to-back S/N ratios and linearity. Figure 4.9 resumes Table 4.4.

4.2.2. DDMC-TD968 RESULTS

Table 4.5 and Figure 4.10 show the S/N ratio figures and linearity of the PCM to delta analog and digital conversion at 16, 19.2, 32 and 38.4kHz delta rates.

Table 4.6 and Figure 4.11 are similar to Table 4.5 and Figure 4.10 but for delta to PCM conversion.

CVSD back-to-back: Table 4.3, Figure 4.8.

Table 4.7 and Figure 4.9 show the S/N ratio of the TD968 back-to-back.

4.3. SUBJECTIVE TESTS

The most used criterion to assess the quality of voice communication systems is the value of the S/N ratio with test tones. Nevertheless, the characteristics of sine waves and speech signals are different and one can wonder if it is fair to compare, on that basis, analog and digital systems since they present various types of noises, each affecting the signal differently. We believe that subjective tests appear to be more suitable especially for evaluating digital equipment.

Among the main concepts-intelligibility, preference, articulation index-used to subjectively rank-order communication systems, we have chosen intelligibility.

4.3.1. INTELLIGIBILITY TEST

The most discriminative intelligibility tests have monosyllabic words or nonsense syllables as stimuli. The best known—Harvard P.B. Word Test, Modified Rhyme Test, Consonant Recognition Test—were conceived for the English language. The material of our test consists of 660 French sound monosyllables with or without significance, divided into ten equally difficult lists. This basic material is presented in Figure 4.13. The test is based on the identification of either the initial or final consonant phoneme. 24 different test sheets similar to the one shown in Figure 4.14 are used for the test. A long training period for the listeners is not needed. Each list is read by eight different speakers, which increases the sensitivity of the test. The set-up used to run the test experiment is shown in Figure 4.12.




FIGURE 4.25. - Subjective test set-up.

4.3.2. RESULTS

The reference is a direct voice recording and the intelligibility score of this material is 93%.

Tables 4.8 and 4.9 show the intelligibility scores for each system tested. The TD-968 PCM multiplexer is used for testing.

		PCM to delta c	onversion	
		delta sampli	ng rate	
	16 K	19.2K	32	38.4
DDMC	82%	84%	89%	89%
Analog	77%	80%	85%	85%

TABLE 4.8.- Intelligibility score.

pire rire lire lire jire cire fire nire chire mire zire pire relle velle belle pelle relle selle zelle velle quelle nelle delle telle nage gage tage cage page rage lage chage fage sage gage nage vute bute vute tute bute mute rute lute chute fute zute gute jante kante kante dante tante gnante zante chante gante jante sante vante donde fonde sonde konde fonde donde ponde monde bonde ronde londe chonde fore bore jore sore fore core dore tore bore gore pore lore boule moule roule choule zoule voule goule doule moule toule boule poule lien sien pien bien zien lien gien rien sien dien tien mien vieux dieux lieux mi eux pieux rieux lieux gieux cieux vieux kieux bieux tui rui zui fui cui dui tui mu i rui pui chui lui pose dose jose lose chose nose fose dose tose mose rose pose queur teur peur jeur leur cheur gneur veur zeur teur neur beur mère zère guère vère nère tère père mère lère gère chère sère mal tal sal tal cal gnal gal nal ma 1 bal ral jal cure gnure nure dure chure vure fure cure bure lure gnure gure sol nol mol rol sol vol gol fol col gnol tol nol chance zance rance pance lance sance chance zance vance mance gance dance teuse cheuse cheuse neuse geuse meuse teuse ceuse gneuse veuse gneuse keuse dine cine nine cine line vine bine dine fine chine pine zine nade rade gade nade qnade jade kade sade rade pade fade zade guette lette lette chette bette cette nette guette zette quette jette dette zic chic nic tic pic mic ric 11c jic chic zic fic site dite gite zite rite gite bite fite nite pite site vite roi foi mo i quoi doi moi toi roi loi joi soi voi jour pour nour four bour gour nour pour zour sour dour cour fac lac qnac bac fac mac bac pac nac tac vac rac fène dène chène zène dène bène kène guène nène vène fène mène zote gote vote gote bote zote cote gnote dote chote note jote VOC choc poc VOC boc foc choc 100 roc doc toc koc cane zane jane vane mane pane tane dane bane jane cane gane kise pise guise kise vise gise chise pise mise rise fise lise jare jare gnare nare tare gare gnare mare fare sare zare bare

Figure 4.13A. - First category: basic half list

lile lipe lime life ligue lige lipe 1 ime lite libe ligne line jule jure jugue jule jure jupe jube jute jude juche juse juge lade labe lave labe lare lape lame late lane lave lace Lague tisse tise tiche tige tire tipe tine tiche tisse tife tile tigne rope robe rome rote rone rogue rogne rome rore roche rosse rope coule coune couche coule coure coupe coute coude doune couve cousse couse brise bride brigue bride brique brique brive brisse brige bribe brime brite tude tuve tude tube tune tume tuque tugue tule ture tube tuse dale dade dache dace dague dace dave dage dade daque dame date pède pèse pète pène pège père pède pèbe pèse peche pèque pègne rame rague rate rape rabe rame rate raque rafe race rare rave toube toute toude toufe toune tougue toure toufe toure touche toupe touse vigne vive vigne vique vife vice vile vive vime vire vide vine langue lanche lanche lampe lande lange langue lanfe lanre lambe lante lanque brèfe brèfe brève breche brěle brèbe brète brègue brèche brège brème brèse frite frique frige frise friche frite frive frire frife frile frime frique mugue mugne mule mugne muse mude mure muce mune mugue muque muge congue conte confe conce confe conge combe compe conque conde conce conve rume rure russe rune rule ruche ruse rugue russe rude rupe rune sèpe sèque sène sène sève sème sèche sègne sèche sèfe sèze sèque simbe sinre sinse singe sinve sinre simpe sinte sinfe sinque simbe sinde saufe sauge sauve saule saune saute sauge sauve sause sauce saume saure trafe trale trage trame trape trache trace trane trache trape traque trave rèque rèfe rèle rèfe rèche règne rèse rene rème rève rèce rèle doule doute doume doute doure doupe douze douve douche doube doume douce nache nase nate na fe nabe nate nave nane nasse nape nague nase cive cise cide cipe cisse cile cigne sime cive cife cique cise lone loge lone loce logue lobe lote loche loque lofe loge lome ranfe ranre ranche rambe rande ranre rangue rante ranque rampe range rangue vade vare vaque vage vale vache vase vague vage vaque vabe vane crèle crège crèle crèpe crède crèbe crèpe crène crème crègne crèche crève dipe dise dibe dife dile digue dide dique dibe dise dire dige lèfe 1ège 1ègue lèque 1ège 1èse lèle lève 1ême lèque 1 ène 1èce

.

FIGURE 4.13B. - Second category: basic half list

TEST D'INTELLIGIBILITE

NOM:		SYSTEME:	
ere	ien	lan <u>e</u>	d a e
ure	our	frie	na <u>e</u>
oule	ade	tu <u></u> e	sin <u>e</u>
oi	ieux	dou <u></u> e	p è e
ine	age	sèe	1a <u>e</u>
ante	ac	roe	ci <u>e</u>
ire	onde	1i <u></u> e	cou <u>e</u>
ène	elle	1o <u></u> e	ju <u>e</u>
ic	ance	trae	cone
eur	ote	vi <u></u> e	ran <u></u> e
ette	euse	sau <u></u> e	ru <u> e</u>
ite	ore	rèe	bri <u></u> e
ute	are	ti <u></u> e	1èe
ise	a1	di <u></u> e	brě <u>e</u>
ose	01	toue	mu <u>e</u>
oc	ui	va <u></u> e	ra <u>e</u>
ane		crè e	

Scores:

Pourcentages :

FIGURE 4.14 - Test sheet

		Delta to PCM conversion						
		delta sa	mpling rate					
	16K	19.2K	32K	38.4K				
DDMC	84%	87%	88%	89%				
Analog	88%	88%	90%	90%				

TABLE 4.9. - Intelligibility score.

4.4. CONCLUSION

From the S/N ratio tests the DDMC -D1 - PCM to delta conversion is equal to the analog conversion, but the DDMC-D1-delta to PCM conversion is not as good as the analog conversion.

The objective (S/N) tests on the DDMC-TD968 show that the digital conversion is equal to or better than analog conversion in both directions.

This difference can be explained by the difference which exists between the theoretical compression-expansion law of the D-1 (M-100) and the approximate law found in the D-1 multiplex equipment (see section 5.3.2.).

The subjective tests made on the systems connected to the TD968 do not correlate with the objective tests results. Intelligibility scores indicate that the digital PCM to delta conversion is preffered over the analog PCM to delta conversion. From delta to PCM the preference is reversed.

The intelligibility scores obtained indicate that we have high quality systems and in such a case it is difficult to conclude that one system is better than the other when there is only a difference of a few percentage points. We then conclude that the digital conversions give the same voice quality as the analog conversion.

5. DIVERSE CONSIDERATIONS

This section deals with, on one hand, the utilization of the conversion principle for the realization of a multiplexed 24-channel converter and on the other, with the possibilities and limitations discovered during the research for the present contract.

5.1 MULTIPLEX CONVERTER

Several digital filter design techniques are possible in the realization of a converter: serial or parallel arithmetic, microprocessor. The serial technology was used in the realization of the uni-channel converter. Because of the circuit operating speed it would be possible to convert five (5) channels instead of one by changing only the clocks and the memory size of the prototype. Thus, five uni-channel converters could be used as a multiplex 24-channel converter. Considering the fact that the cost of a uni-channel converter is approximately \$2500 (components only), the cost of a multiplex converter would be \$12,500, a cost which is considerably lower than that of a 24-channel PCM-D-1 multiplexer. In regard to bulk and weight, five uni-channel converters are the equivalent of a D-1 multiplexer.

With parallel arithmetic or a microprocessor (ROM) the operation time is reduced and, inversely, more operations can be done in a given amount of time. However, the lower the operation time, the higher is the cost. It follows that the advantages of parallel arithmetic or of a microprocessor over series arithmetic are more on the level of bulk, weight, size and of maintenance than that of cost. In general, the DDMC will cost less than an analog conversion since the cost of a numerical conversion must be compared to that of two conversions in the analog case, that is: PCM ≠ analog, analog ♣ △.

5.2 FUTURE APPLICATIONS

In addition to the PCM $\rightarrow \Delta$ conversion done for reasons of network compatibility, the conversion technique can be used for compression. In this sense, PCM information sent at a 64 kbit/sec rate can be sent at a 32kbit/sec rate in Δ , using the PCM $\rightarrow \Delta$ conversion. Moreover, use of a TASI system could further reduce the information rate from 32kbit/sec to 16kbit/sec. The inverse process would permit to reobtain the PCM signal at a 64kbit/sec rate. Thus, a 64kbit/sec PCM signal could be transmitted at a 16kbit/sec rate without significantly deteriorating its subjective quality.

5.3 Possible IMPROVEMENTS

5.3.1 MULTIPLIERS

In the prototype all the digital multipliers found in the digital filters are constructed using a pyramid structure of adders which requires in the worst case, N - 1 adders by coefficient (figure 5.1).





Figure 5.1.- Multiplication using pyramid structure of adders.

In this method there is a truncation error at the output of each adder. The total error is not necessarily negligible.

The pipeline multiplication method illustrated in figure 5.2 does not have the disadvantages of the preceding technique.



* F denotes Flip flop.

Figure 5.2. - Serial Pipeline Multiplier.

Let A and B be two N-bit words. The circuit carries out the following computation:

$$\begin{bmatrix} b_0b_1 \dots b_{N-2} \ b_{N-1} \end{bmatrix} \times \begin{bmatrix} a_0a_1 \dots a_{N-2} \ a_{N-1} \end{bmatrix} = a_{N-1} \begin{bmatrix} b_0b_1 \dots b_{N-2} \ b_{N-1} \end{bmatrix} + a_{N-2} \begin{bmatrix} b_0b_1 \dots b_{N-2} \ b_{N-1} \end{bmatrix} + a_{N-3} \begin{bmatrix} b_0b_1 \dots b_{N-2} \ b_{N-1} \end{bmatrix} + \dots + a_0 \begin{bmatrix} b_0b_1 \dots b_{N-2} \ b_{N-1} \end{bmatrix}$$

where

$$\begin{bmatrix} a_{N-1}+a_{N-2} \end{bmatrix} \quad \begin{bmatrix} b_0b_1 \ \dots \ b_{N-2} \ b_{N-1} \end{bmatrix}$$
 is the first partial sum,
$$\begin{bmatrix} a_{N-1}+a_{N-2}+a_{N-3} \end{bmatrix} \quad \begin{bmatrix} b_0b_1 \ \dots \ b_{N-2} \ b_{N-1} \end{bmatrix}$$
 is the second partial sum,
$$\begin{bmatrix} a_{N-1}+a_{N-2}+\dots \ a_0 \end{bmatrix} \quad \begin{bmatrix} b_0b_1 \ \dots \ b_{N-2} \ b_{N-1} \end{bmatrix}$$
 is the (N-1)-th partial sum.

The N most significant bits of each partial sum above are obtained at the outputs of the N adders and stored in the flip-flops at the shift times of the register which contains A.

The N first output bits are neglected if the desired result is truncated to N bits. A zero reset of the flip-flops precedes each multiplication.

5,3,2 D-1 COMPANDING SCHEME

The M-100 law is approximated in the D-l by an analog circuit (diode and resistance). In the DDMC prototype, the M-100 law is digitized to be as close to the analog characteristic as possible. Nevertheless there is a difference between the two realizations and the two operations (D-l compression, DDMC expansion) are not, strictly speaking inverses of each other. This difference degrades the signal-to-noise ratio.

In order to minimize this degradation the DDMC law must be designed to be not a M-100 law but the approximate M-100 law found in the D-l system.

6. GENERAL CONCLUSION

The objectives aimed at in this second phase of this R & D contract on a direct digital modulation converter were twofold:

- 1. Design a one channel converter which converts a CVSD code at 16, 19.2, 32 and 38.4kHz into D-1, TD968 or D-2, TD660 and European A law PCM multiplexers and vice-versa.
- 2. Build a prototype of such a converter, that will give at least as good a quality as the existing means (analog) of conversion between these two digital formats.

The reader can notice that these objectives were met: this is a breakthrough in this field since this is the first totally digital device of its type completely designed and built.

It is to be noted that, since the prototype is limited to a single channel, serial operation was used. If multiplexing is studied, some subsystems might be shared by several channels. We believe that the approach then taken should be parallel instead of serial. This would result in an increased sharing of components and a corresponding decrease in the cost per channel.

The first section of this report deals with the theoretical aspect of the problem and in this respect is an extension of the phase I report. The computer simulation of the CVSD code, the optimization of the parameters of the DDMC (gain adaptation, filters, etc...) are presented in detail in this section.

The overall implementation structure is presented in chapter 3 in order to allow the reader to follow through the main subsystem operations of the DDMC.

The detailed circuit description presented in Appendix A gives the entire analysis of the implementation strategy and technology.

The circuit drawings associated with the circuit description are presented in Appendix B. Appendix C gives a complete component list.

The objective and subjective evaluations show that the DDMC performs as well as the analog conversion. However the DDMC-Dl-delta to PCM conversion is not as good as the analog conversion. This is due to the discrepancy between the theoretical M-100 law built in the DDMC and the analog approximate M-100 law existing in the Dl-channel bank.

The actual DDMC prototype built for a single channel could be modified to take care of five(5) channels by changing the clock circuits and by lengthening the digital filter memories.

A better signal-to-noise ratio could be obtained by using "pipeline" multiplier technology instead of the pyramidal multiplier technology.

The DDMC could be used as a rate compressor if combined with a TASI system. That would permit to obtain a compression factor of four(4) without serious degradation of the subjective quality.

APPENDIX A

DETAILED CIRCUIT DESCRIPTIONS

This appendix treats two main topics: first the circuit descriptions of the delta to PCM converter, second the circuit descriptions of the PCM to delta converter.

In each case the circuit board will be described as part of a function (interfaces, expandor etc...).

To understand each board description it is necessary to refer to the corresponding drawing of Appendix B. Signal notations employed in the following description are the ones used on the drawings. Symbols "Nx" (N30 for example) are the integrated circuit numbers on boards and drawings. This notation makes easier the maintenance and the fault location. Those symbols are often in brakets.

Symbol "BRx", associated with the circuit number of a full adder represents its flip flop (BR) and x is the flip flop circuit number.

A.1 DELTA TO PCM CONVERTER

The delta to PCM part of the DDMC prototype is built with 21 boards which can be divided into five different parts:

-the CVSD coder

-the digital delta decoder function

-the common delta to linear PCM functions

-the compressor function

-the interfaces.

A.1.1. THE CVSD CODER

The CVSD coder is built with the CVSD decoder on board labeled B-22.

The CVSD coder-decoder circuitry design was described in section 3.1.1.

A.1.1.1. BOARD B-22 DESCRIPTION

The four delta frequencies are generated on this board. Gates N42, C15 and potentiometer R27 provide a 32kHz frequency which is divided by 2 through flip flop N27 to give the 16kHz frequency. Gates N28, C16 and potentiometer R28 provide a 38.4kHz frequency which is divided by 2 through flip flop N27 to give the 19.2kHz frequency. Gates N20 allow the chosen Δ frequency (front panel) to operate the CVSD and the DDMC by F Δ 1 and F Δ 2.

Gate N18 allows the correct digital delta bit stream to enter the CVSD decoder. Gates N19 and N21 allow the analog delta bit stream used for the analog CVSD coder to enter in the CVSD decoder ($Co\Delta$ is located on the front board and permits to commute CVSD back-to-back).

Potentiometer R30 adjusts the attenuated (R29) level of the decoder output before feeding the headphone through the top jack of the telephone set (front panel).

Amplifier N24 adjusts (R33) the voice amplitude coming from the microphone through the bottom jack (front panel) before entering the audio input of the CVSD coder. The microphone is supplied by -15V and R31, C18.

A.1.2. THE DIGITAL DELTA DECODER FUNCTION

A.1.2.1. GENERAL DESCRIPTION

The digital CVSD decoder is made of:

-an open loop delta circuit identical in its principle to the one presented in the PCM to delta converter section (A.2.4.1). The only difference lies in the logic gains. The integrator and the syllabic filter being identical in both directions.

-a 6th order elliptic filter.

The implementation of the various coefficients requires adders, control gates, shift registers and flip flops (as mentioned in Section 3.2.2.4).

For each delta frequency a digital CVSD was built. Each one of these is composed of three boards:

- -The first board contains the open loop delta plus the signal wires from the integrator to the 6th-order filter.
- -The second board contains the first part of the digital filter which is the shift registers, the control gates and the adders needed to build up the filter coefficients of this part of the filter plus the other filter coefficients.
- -The third board contains the second part of the digital filter or two shift registers, adders and gates, the clocks needed to operate these functions.

In order to simplify the second and third board description, we will use the following notations for the 6th-order filter presented in Figure A.1.




FIGURE A.1. - Filter contained in boards, B-11, B-12, B-15, B-16, B-18, B-19, B-20, B-21.

A122 1 BOAR Thes	BOARDS BIO, BI3, BI6, BI9 These boards are the A-boards for the A-PCM transition respectively the A-PCM transition and 38-44Hz bit rate.	16 kHz B10	19.2kHz B13	32kHz B16	38.4 kHz B19
olta shift	1 0	9 2,10,11 3	9,15,16	9,10,15	1, 8,9 2,3
ider regist	t syllabic	5,6,7,14	,6,7	4,5,6,7	4,5,6,7
Syllabic filter- seco	secondary adder	21 BR4 Q (7)	14 BR13 Q2(7), Q ₀ (16)	14 BR21 Q3 (7), Q0 (6)	14 BR20 Q ₃ (7), Q ₀ (6)
	secondary adderreceives the outputs		12 BR13 Q2(5), S(14)	12 BR12 Q ₀ (5), Q ₂ (4)	13 BR20 S(14, Q ₂ (5)
	and adder			13 BR11 S(14), S(12)	
	to the main adder	12 BR4	3 BR11	11, BR19	10 BR11
dder reqis	Adder register at syllabic filter output	29 13 BR34 24, 30	22 s in	16, 17 18 BR24 23, 29	17, 18 19 BR11 12,22,29
Integrator	shift register l	37,38,39,40 31 25 25 0 ₀ (39) 0 ₀ (40	adder 24 25,26,20,21 32 bk42 03(21) Q3(20)	31,32,33,34,35 24 41 bR40 Q2(35) Q1(34) C2(35) Q1(34)	31,24,25,26,27,28 31 35 DR41 0,3(29),C ₂ (27) 5(35),C ₃ (26) 8(35),O ₃ (26)
	and the good and Receiving- to the main adder	22, BR31		25 BR26	
Connection	4	40,41,42, 35 26 BR28 Q ₂ (41), Q (35)	41, BR42 C2 (21 O3 (2) C2 39, BR40	3 of B board Q1 (35)	34 bin41 Q ₂ (27), Q ₃ (27)
	receives	12 of B Board	interrator register interrator interrator in 5 of 8 board		2 of B board
		2 8 23 33		15, 29, 30	29,30

A122 1 Boards 810, 813, 816, 819.

These b 4+ PCH 19.2, 3	A122 2 Boards B11, B14, B17, B20 These boards are the B -board for the a+ PCM transition respectively at 16, 19.2, 32, 32, 38, 48MB bit retes	16киз В11	19.2kHs B14	32k#s B17	20 PE
Shift registers 2 vit	with the secondary addar	11, BR10 O ₀ (40), O ₂ (39)	1,2,3,4 11, BR9 0 ₃ (4) 0 ₁ (3)	4,5,6,7,8 23, BR26 Q ₀ (7), Q ₂ (8)	13,3,4,5,6,7 12, BR11 Q ₁ (16), Q ₃ (7)
	The bound adders	12 BR13, 14 BR13 9 BR10 00 (40) .D (37) of the Abcord	5, BR6	3, BRI, 2, BRI	2, 10, 1, 10
	with the bound adder	14, BR13			
Shift register	Shift register 3 and 4	1.2,3,4,5,6,7	33,24,35,42,14,	9,10,11,12,13, 14,15,16,16,17,18	15,16,17,18,19,
	with the secondary adder	25, 3832	21, BR26	25, BR29	35, BR27, 38,BR31
	which receives the outputs	02(3). 02(6)	0, (32), 0(25)	02(13) 02(17)	62 (19) 01 (19) . 5 (39) . 02 (20)
	toward the main adder	33, BR32, 30,	7, BR6	21, BR27, 20,	36, BR22, 37, BR31,
	The secondary adder	24, 3836	22, BR23		39, BR32
	receive	0,(3),0,(1)	0,(3), 0(25)		Q3 (25), Q3 (24)
	to the adderto	39, BR36, 40,	1 of C-board		38, BR31, 36, BR22 37, BR31, 10, BR11
	The secondary adder	28, BR34	29, BR40	24, BR29	40, BR32
	receives	02(7), 01(4)	0, (42), 0, (42)	03 (12) , 00 (18)	Q0 (26) , Q1 (25)
	and the adder		36, BR37	26, 8828	41, BR33
	which receives		0(39), 0(14)	03(13), 03(18)	01 (20) . 00 (26) ·
	toward the main adder	33,BR32, 30,	27, BA28	22, BR27, 21, BR27, 20, BR19	34, BR33, 37, BR31 10, BR11
	The input of shift register		of 39	of 26	03 (19)
	go to the bound adder		36, 3837	2 of C board	8-of C-board 3,22,36
	The secondary adder	42, 8841			3 and 9 of C board
	received.	03(7), 03(5)			S(8*),02(24), 03(26)
	toward the bound adder	40. 3341			22 and 36 of C board
		37.31			

A122 2 Boards B11, B14, B17, B20.

A122 3 Boards B12, B15, B18, B21. These boards are the C-board for the A+PCM transition respectively at 16, 19.2, 32, 38.4kHz bit rates.	16%Hz B12 16,	19.2ки2 В-15	32kiiz B18	38.4kHz B21
Shift register 5 and 6	1,2,3,4,5,6,7,	31,32,33,34,35	8,9,10,11,12	5,6,7,14,21,28
The secondary adder	32, BR18	13, BR12	28 BR41	30 BR38
receives the output	Q ₃ (4), Q ₁ (4)	Q ₀ (7), Q ₂ (7) 19 BR12	$O_2(21)$ and input $O_2(40)$, $O_2(14)$ of register 6 32 BR33	$Q_2(40), Q_2(14)$ 32 BR33
which receives		Q ₂ (6), Q ₁ (6)	S(28),Q2 (12)	02 (21), Q ₁ (21)
towards the main adder	CTNG '91'81'8' /1	CTWG 6 'STWG C7	ove / ferve cy	17, BKI8,10, BKI3 43 BKI9, 7 BKI3 43 BK39, 1 BK29
The secondary adder	33, BR34	25 BR24	36, BR37	27, BR34
receives	01(14), 03(14)	02 (35) 01 (34)	Q1 (11) Q1 (20)	Q3 (39) Q3 (21)
And the adder			38, BR37	26, BR33
which receives			00 (12) ,01 (21)	s(27) Q ₁ (39)
towards the main adder	35 BR34, 17, BR18, 16 BR15	37, BR30	24 BR39, 25	12 BR13, 36 BR29.
Clocks	29,30	8,15,22,29,36	22,26	24

A122 3 Boards B12, B15, B18, B21.

A.1.2.2. BOARDS B-10 TO B-21 DESCRIPTION

A.1.2.2.1. BOARDS B-10, B-13, B-16 AND B-19

A.1.3. THE COMMON DELTA TO LINEAR PCM FUNCTION

This part is composed of three boards: B-7, B-8 and B-9; its main function is to provide a 8kHz linear PCM information at the compressor input.

It contains:

- 64K and 8K timing, counter and gate control circuits.
- Holder circuit and a 64kHz filter.
- Delta counter.

A.1.3.1. BOARD B-7: 64K AND 8K TIMING AND COUNTER AND GATE CONTROL TOWARDS THE COMPRESSOR

This board is composed of timing and gate controls. The shift register (N31, N32, N33, N34, N35) is the 64kHz counter, reset on impulse M_2 , created on each negative edge of the 64kHz frequency, by flip flop N.18 and R_2 , C_2 . It is filled with ones up to the value 19 of the counter by means of the serial clock of the shift register (N.30).

This counter creates the signals 64Sx (singal Sx defined in 3224 relative to the frequency 64kHz) necessary to the 2nd-order filter, as its serial clock CS121 (N.127) and the serial clock CS (N28, N30) necessary to the input register of the compressor board B-5.

The 8kHz is synchronous and in phase with the 64kHz frequency. The inpulse M_1 is created on the 8kHz by flip flop N26, R_1 , C_1 , and variable V which detects the first period of the 64kHz (relatively to the 8kHz) is created by flip flop N18 (see timing diagram A.2). M Δ , the impulse relative to the delta frequency, F Δ , is created by flip flop N22, R_4 and C_4 .

The two clocks CW and CR necessary to the holder (B-8) are created by flip flop N26, R_3 , C_3 , C_5 inverters N24 and N25 and gates N27.

The second part of this board deals with the operations necessary before entering the compressor according to the different PCM laws. When, in A or M100 laws, the binary word output from the 2nd-order filter has to be rectified through flip flop N7 and gates N13, N15 by means of the sign S, memorized in flip flop N10. In M255 law, the value 16.5, transferred on each M1 in registers N19, N20, is added in N21 (BR12) to the rectified word.




FIGURE A-2.- B-7 timing diagram.

When in TD660, the binary output of the filter has to be multiplied by 1/12.185 (0.000.10101) by means of adders N5 (BR19), N6 (BR6), gates N3, N4 and then rectified through flip flop N7 and gates N14, N15 before entering the compressor. (See Appendix F).

To prevent an overflowed value from entering the compressor, an overflow test is performed. In A, M100 and TD660 it is done at the output of the second order filter by comparing the identity of the three most significant bits (N.30, N2, N3). The result of the comparison is stored in flip flop N9.

In M255, this test must be performed after having added 16.5, to see if the maximum value is reached. The last three impulses of clock CS123 (N29) are inhibited or not by the adder's output (N27, gate N11) so that the flip flop N12 does or does not count an overflow. The outputs of flip flops N9 and N12 do or do not allow an impulse (N29) through gates N11. The overflow result, called DE, is sent to the compressor board.

A.1.3.2. BOARD B-8: HOLDER AND 64KHZ DIGITAL EILTER

This board permits to enter every binary word of each delta demodulator at the delta frequency, and to filter them in the second order filter at 64kHz.

The selection of the incoming bit stream and associated serial clock of the shift register (N3, N4, N5, N6) is made through gates N2 and N9. The clock CW built from FA writes this binary word in the buffer made of register N10, N11, N12, N13 and the clock CR built from 64kHz reads the buffer content, in shift registers (N17, N18, N19, N20).

This shift register is the input of the 2nd order filter composed of two registers (N22, N23, N24, N25, N26, N15, N16, N21, N14) and principal adder N7 (BR34). Outputs Q2 (N14) and Q1(N26) are gated through N32 and N31 to adder N35 (BR34) as the outputs Q3(N25) and Q1(N25) to adder N33 (BR30). The filtered words are added in circuit N28 (BR27) and the output feeds back the principal adder. The sign bits of the two words are memorized in D flip flops (N30, N27).

A.1.3.3. BOARD B-9: DELTA COUNTER FROM DELTA TO PCM

This counter is composed of shift register N2, N3, N5, N6, N37, N38, N40, N41. It is reset on an impulse M Δ created on each negative edge of the delta frequency F_{Δ} (N25, 27) and it is filled with logic ones with the serial clock of the shift register stopping on the value 30 of the counter (N27).

 F_{Δ} and fast clock CF2, are independent. Every S_{X} has the value 0, up to the value x of the counter and 1 up to its reset. The timing diagram is presented in Figure A-3.




FIGURE A-3. - Timing diagram of delta counter, delta to PCM.

A.1.4. THE COMPRESSION FUNCTION

This compression function from linear to different compressed PCM characteristics is done by one board (B-5). It contains four compression laws the M100, M255 or TD968, A, and TD660.

A.1.4.1 INPUT GATES (N1)

The PCM bit train can come from four different sources according to the compression law (M255, A, M100, or TD660). A four-position switch (1,2,3,4) enters a "1" in one gate and "0" in the three others.

A.1.4.2 INPUT REGISTER (N4, N5, N6, 1, N10)

It is a 12 bit register usually controlled by a serial clock which gives 12 impulses per frame. If there is overflow after loading (tested on another board), the registers pass to parallel control (the overflow information appears on DE) and "1"'s are loaded in the 12 register positions.

A.1.4.3. CLOCKS

A.1.4.3.1. 8KHZ CLOCKS (N2. N9)

Four 8kHz clock signals are needed:

- A) Parallel clock of the work register -C2.
- B) Mode control of the work register. MC.
- C) Counter zero reset impulse -RO (except for law TD660)
- D) Impulse for the work register serial shift and for the the incrementation of the counter for laws A and M100 only.

These signals are obtained with two set-ups similar to the one in Figure A.4 mounted in series




FIGURE A.4. - Impulse generator

The signals are of the form indicated in Figure A.5




FIGURE A.5.- Timing diagram.

CF and the 8kHz are synchronous but their phase is ill-defined. Therefore, the case where a CF trailing edge occurs too soon after (or at the same time as) an identical 8kHz edge must be avoided.

For this reason, at each 8kHz trailing edge, the Δ flip—flop is reset to zero. The first CF impulse cannot therefore be gated to the work unit since Q=1. Q will however become equal to "l", opening the gate and blocking it in this position until the next 8kHz trailing edge.

In law TD660 (4), the flip-flop is constantly blocked at zero by its reset in order to prevent sending the fast clock into the work unit.

A.1.4.4. WORK REGISTER (N11, N12, N13)

It is initially charged in parallel by the input register. Its contents can be shifted by impulses acting on the serial clock (Cl), coming from the central unit.

A.1.4.5. WORK UNIT (N28, N10, N19, N20)

In law M255 (1=1), the 7 most significant work register bits are tested. If at least two of them equal "1", two impulses are emitted. The first one HC will increment the counter, the second one HS shifts the register contents toward the less significant bits.

In laws A and M100 (2 or 3 =1), the operations are identical except at the beginning of each frame. First, the contents of the register are shifted (impulse d) in the clock section. A unit counter is also incremented if at least 1 of the 7 most significant bits equals "1".

In law TD660 (4=1), impulse HS is blocked (it is unnecessary to block HC since the counter is blocked at 0).

A.1.4.6. COUNTER (N28, N35)

It is reset to zero at the beginning of each frame by a reset impulse (impulse C) in the clock section) for laws M255, A and M100. In law TD660, it is blocked permanently at zero again by its reset.

A.1.4.7. MEMORY GATES (N26, N27, N34, N33, N41, N40)

Depending on the law, M100 or TD660, the memory does not receive the same information coming from the same points which makes it necessary to gate each memory input.

A.1.4.8 THE MEMORY (N31)

It is supplied by +5 v and -9v. The latter is created from the -15 v by a zener diode (CR2). CR1, which has a higher power rating, conducts only when CR2 is short-circuited, thus protecting the memory until breakdown of CR2 (open circuit).

Addresses 0 to 127 are used for law M100, those from 132 to 211 (A7=1 for law TD660). Addresses 212 to 255 contain the same information as address 211 (namely 31) in order to avoid overflow.

It must be noted that memory fan-out is 1.

A.1.4.9 OUTPUT GATES (NS. M23, M24, M30, M37

They permit to output with 7 wires regardless of the law by always taking the least significant bit (B8) as reference.

A.1.5, THE A- PCM INTERFACES

The interface circuits permit the connection of the converter output with real PCM channel banks. Those circuits provided the interfacing of the D-1, D-2 or TD968 with the TD660 multiplexers. Three boards are used for interfaces: B-4, B-3 and B-1.

The selection of the PCM channel is done on board B4 by strapping one CHN, $1 \le N \le 24$ with the CHN wire (see Section A.1.5.1.4) this board also generates all the clocks needed for boards B-1 and B-3 as well as the DDMC master clock.

Board B-3 transforms the parallel PCM into serial PCM information. Board B-1 permits the various PCM channel bank operations.

A.1.5.1. BOARD B-4

This board generates all the clocks for boards B-1 and B-3 and the master clocks for the DDMC.

The selections are made with a switch located on the front panel, to obtain the function Dl, TD660, TD968 or A.

-Position 1 is the TD968 command

-Position 2 is the A law command

-Position 3 is the Dl command

-Position 4 is the TD660 command.

A.1.5.1.1 MASTER CLOCKS

The square wave clocks are needed to correspond to each PCM system: D ϕ 1, D ϕ 2, and D ϕ 3 (Figure A.6 p. 96).

For the D l multiplexer, D ϕ l is created by an oscillator composed of gate 29 and the crystal Xl (Frequency 1.544MHz).

For the TD660, D ϕ 2 is created by gate 30 and is adjustable by the potentiometer P2 (frequency 576KHz).

For the TD968, D ϕ 3 is created by gate 37 and is adjustable by the potentiometer P3(frequency 768KHz).

The result of the selection by gate N1 gives one of the three clocks (D ϕ which is either D ϕ 1, 2 or 3).

External clocks (D ϕ 2T or D ϕ 3T) could be connected (by a strap on the board) instead of D ϕ 2 or D ϕ 3.

A.1.5.1.2. DIGIT COUNTER

It is a sign counter composed of shift registers N2 and N3 and flip-flop N5.

The trailing edge of D ϕ shifts a "1" in the counter. The return loop (circuit N4 and N12) permits a count by 8 or 9 for the D1, 8 for the TD968 and 6 for the TD660 system.

A parallel loading order is sent to the digit and channel counter if a wrong load is detected by gates N9, N10, N29 and N39.

The digit counter generates all the signal D1, D2, D3, D4, D5, D6, D7, D8, D9, DF and CS2 (1.4) (Figures A.8, A.13 p.97 and p. 102) D1 through D9 are the time positions of the code bits and of the frame bits (Figures A8, A.13 p. 97, and p. 102).

A.1.5.1.3, CHANNEL COUNTER

It is a ring counter composed of registers N16, N17, N18, N19, N20, N21.

A count by 12 (TD968, TD660) or by 24 (D1) can be done by the return loop (circuit N15).

The counter is operated by a serial clock CS2 (see Section A.1.5.1.3.).

As for the digit counter, circuits N38 and N40 check the loading of the channel counter and order a parallel operation in the case of wrong loading.

Signals CHl through CH24 are high during the time interval 1 to 24 corresponding to the PCM channel (see Figures A.8, A.13; p. 97 and p. 102).

These signals are at a 8kHz rate.

A.1.5.1.4 FRAME COUNTER

DF is the frame bit position, this position being variable with each PCM multiplexer.

D1 OPERATION.

When the channel counter is in the 24th position and when the digit counter is in the 8th a frame signal FR1 is generated by gate N33.

This signal FR1 is high during the frame digit duration.

TD660 OPERATION.

As above FR2=(CH12).(DF), where DF is the 6th position of the digit counter and CH12 is in the 12th position of the channel counter.

TD968 OPERATION.

The framing pattern is set every 12 frames (on frame 1). Thus a divide by 12 counter (circuits 32, 35, 41) generates a signal F3 at logic level "1" when it is the frame 1. The signalling bit is set on frame 6. Thus the framing counter generates SIG3 for frame 6 in the same way as F3 was generated for frame 1.

A.1.5.1.5. PHASE LOCK LOOP OSCILLATOR

This oscillator (circuits N14, N5, N13, N6) generates CF1, CF2, 8K and 64K synchronous with the loading signal (CH5+CH6) of the channel counter. (CH5+CH6) is chosen to have a pulse larger than $10\,\mu s$ in every case and to provide a delay for the compression board B5.

Since as the 8KHz clock of B5 is CH2, the delay between 8K and CH2 is 8 channel durations (at least 100 $\mu \text{s})$.

A.1.5,1,6, A LAW OPERATION

In the A law position all the counters work as for the Dl with the master clock $D\phi l$.

This permits to get all the signals needed for writing and reading PCM data.

A.1.5.2. BOARD B-3

This board transforms the parallel PCM (Leads called PDAO to PDAG) into serial PCM, DQ1, DQ2, DQ3 according to the table below:

	01	TD968	TD660
Serial Output	DQ2	DQ3	DQ1

the DQ signals are in the DDMC code (See Figure A.7 P.97).

A.1.5.2.1 BUFFER 1

This board receives the parallel PCM data, PDA0, PDA1, PDA2, PDA3, PDA4, PDA5, PDA6 from compression board B5 which represents the amplitude of the signal in the DDMC code.

Those data are stored (clock CH9Da) in shift registers N12 and N13 through gates N9, N10, N11 according to the following table:

CIRCUIT NO	OUTPUT	Dl	TD660	TD968
N 12	Q ₀	PDA0	PDA0	PDA0
N 12	Q ₁	PDA1	PDA1	PDA1
N 12	Q ₂	PDA2	PDA2	PDA2
N 12	Ω3	PDA3	PDA3	PDA3
N 13	Q ₀	PDA4	PDA4	PDA4
N 13	Q ₁	PDA5	PDA5	PDA5
N 13	Q ₂	PDA5	1	PDA6
N 13	Q ₃	1	1	PDA5

PDAS is the sign of the signal after the buffer 30.

A.1.5.2.2. ZERO CODE SUPRESSOR

-Not used for TD660 operation.

-When the code llllllll is detected a zero is subsituted for the least significant bit through gate N40.

In TD968 operation, only the precedent operation is done on the digit D7 if the channel is in a framing or a signalling frame (signal F3 or SIG3 at logic level 1) by means of gate 39.

The zero code detector is composed of gates N21, N28, N35.

A.1.5.2.3 BUFFER 2

The data are entered into buffer 2 (circuits N26, N27). The parallel clock is inhibited by CHN to prevent writing during the channel N chosen for transmission.

The serial clock is a 5,6, or 7 period square clock created by gates N1, N16, N31, N37, N38. (see length of the words, Figure A.6 p. 96).

93

A.1.5.3. BOARD B-1

A.1.5.3.1. D1 OPERATION

DQ2, by means of gate N30 is transformed into D1 code (Table 2). It was previously in DDMC code.

The sign SQ4 is substituted into the most significant bit (MSB) of the pattern through the gates 28 and 23.

The RBC (reference binary counter) creates the framing code 0101... This code is transformed into the frame patterns and is mixed with the signalling pattern through gate 32.

Gates N36 and N39 mix the incoming PCM, the framing and the signalling pattern (coming out of gate 32) into a complete frame (see Figure A.9, p. 98).

The signal is stored in the flip flop 40 to prevent transition chances.

This unipolar PCM is transformed into a bipolar output (see Figure A.6, p. 96) by means of circuits N33, N19 and transformer T1.

PCM IOUT is the bipolar PCM output and is sent on the transmission line.

A.1.5.3.2. TD660 OPERATION

DATA TRANSMISSION

This circuit works like that of the Dl through gates N2, N9, N34, N36, N37, N38 and N39 with signal DQ1.

The output of flip flop N38 is transformed into the TD660 output level by transistors Q_1 and Q_2 (see Figures A.6 and A.8, pp. 96-97, for level and configuration). PCM2OUT is the PCM output and is sent on the transmission line.

CLOCK OPERATION

 $D\phi$ is stretched through flip flop N33 to be a 100ns pulse. This pulse is transmitted to the line by means of circuits Q3 and Q4.

A.1.5.3.3. TD968 OPERATION

Signal D ϕ 3 is sent to gate N10 to be multiplexed with the frame pattern.

The reference binary counter (registers N3, N4 and N5) provides the framing pattern 000001101101 which is multiplexed with the incoming data and the signalling bits by gates N24, N25, and N26.

The output of gate N25 is sent to the flip flop N40 used to prevent transition chances.

Circuits Q7, Q8, Q9 and Q10 provide a unipolar NRZ (non-return to zero) PCM signal: PCM 3 OUT, which is sent to the transmission line.

CLOCK

 $D\phi$ is converted by Q11, Q12, Q15 and Q14, to be transmitted through the transmission line. After conversion $D\phi$ becomes Do 3TOUT.

A.2 PCM TO DELTA CONVERTER

The PCM to delta part of the DDMC prototype is composed of 14 boards which can be subdivided into different parts:

- the interfaces
- the expandor
- the common linear PCM to digital delta function
- the CVSD decoder.

A.2.1. THE PCM → INTERFACES

The interface circuits permit the connection of the DDMC input to the real PCM channel banks: The D-1, D-2, TD660. Three boards are needed to do the interfacing: T-1, T-3 and T-4.

A.2.1.1. BOARD T1

A.2.1.1. D1 OPERATION (SEE FIGURE 7 FOR LEVEL)

The PCM data, (leads PCMIR and PCMIT) are sent into a circuit composed of Tl, Ql, CR2 and comparator 4.

Diode Dl gives a DC voltage equal to half the real value of the bipolar PCM. Diodes D2 and D3 rectify the bipolar signals to obtain a unipolar PCM compared, by means of comparator N4, to the DC voltage. The output of gate Nll is a unipolar PCM.

This output is sent into resonant amplifier Q_2 , Q_3 and Q_6 tuned to 1.544mHz with inductances L1 and L2; a Schmit trigger squares the signal of this amplifier and gives $D\phi 1$, the master clock.

Flip flop N18 creates a unipolar PCM. The PCM transition coincides with the trailing edge of master clock Døl.

The PCM signal and clock are sent to boards T3 and T4 to provide the frame synchronization.

A.2.1.1.2. TD660 OPERATION (SEE FIGURE 1 FOR LEVEL)

The PCM data (Lead PCM2R) are sent into equalizer Q4 and circuits N16 and N17.

Amplifier N16 gives a DC voltage equal to half the peak value of the PCM and comparator N17 compares the PCM2 and DC signals.

Clock $D\phi 2$ is regenerated in the same way by circuits Q_5 , N23 and N24.

The PCM bits and clock are sent to boards T3 and T4 to provide the frame synchronization.

A.2.1.1.3. TD968

The NRZ (no return to zero) unipolar (Lead PCM3R) is regenerated by circuit N33.

Clock D ϕ 3R is regenerated by circuit N32 (see Figure 1 for levels). The output of flip flop N26 is a regenerated PCM.

The transition of the PCM coincides with the trailing edge of clock $D\phi 3$. The framing synchronization is done by boards T3 and T4.

A.2.1.1.4 COMMON PARTS

The 3 PCM signals are sent into gate N20 to be selected. The output PCM of gate N20 is rectified by gates N27 and N34. The common clock D ϕ (D ϕ 1, D ϕ 2 or D ϕ 3) is stretched by circuit N28. Gates N40, N41 and N21 create a 6, 7 or 8 pulse clock during the CHN duration (1<N<24 for D1 and 1<N<12 for TD968 or TD600.)

These pulses shift the FCM data for channel N into buffers N30 and N31. The data are held 125 μ s for the expandor (E0 to E6). The sign is stored in flip flop N35.

Signal 078 contains information for the TD968 only. A "1" value means the PCM is only 7 bits during a framing or a signalling frame.

A.2.1.2. FRAME SYNCHRONIZATION

A.2.1.2.1. PRINCIPLE

The counter board generates a frame signal (FR1, FR2, FR3) (Fig.A.8,9,10). When this frame signal is high, the PCM bit is checked and compared to the value of a Reference Binary Counter (RBC). The comparison result (CR) is stored (See Section A.2.1.2.3) in the correlator.

If CR is high ("1" level) and there are at least 3 "1" CR's among the last 5 CR's the counters (digit, channel and frame) are stopped by the off signal CO one period of D ϕ and reset in the frame position (A.2.1.2.2). New clocks are made until CR becomes low ("0" level).

If result CR is "0", nothing is done, the counter is not stopped and continues running.

Low CR result "0" is called a good CR.

High CR result "1" is called a wrong CR.

A.2.1.2.2. BOARD T3

This board is composed of a digit counter, a channel counter and a frame counter.

Circuits N7, N6, N30, N13, N26 and N39 give CF1, CF2, 8K and 64K the signal clocks for all the boards except T1, T3, and T4. This is a phase lock loop system used to obtain CF1, CF2, 8K and 64K synchronous with the PCM signal CHN-9 (A.2.1.2.2.2).

Signal CH -9 could be selected by strapping on board T3 when N value is changed (A.2.1.1.4). CH -5 (A.2.1.2.2.2) is a 8kHz signal for the expanding board delayed 5 channel durations from the chosen CHN (A.2.1.1.4).

A.2.1.2.2.1. DIGIT COUNTER (DC)

Master clocks $D\phi 1$, $D\phi 2$, $D\phi 3$ are selected by gate N1. The result $D\phi$ is sent to boards T1 and T4 and is also streched to be a pulse by circuit N8.

The digit counter is a ring counter composed of register N2, N3, N4 and gates N12, N5. Gates N12 and N5 provide a count by N6, N8, or N9 if in position D1, TD968 or TD660. The D1 function is command lead 2.

Th TD968 function is command lead 1.

The TD660 function is command lead 4.

Gates N9,N10,N11 and N29 are a zero detector, if the digit counter is not loaded properly. They create a signal order for parallel loading through gates N38 and N30.

In D1 operation the digit counter counts by 8 for each channel except channel 24. A count by 9 is provided for channel 24 (Figure 6).

- In TD660 operation the digit counter counts by 6 (Figure 7).
- In TD968 operation the digit counter counts by 8 (Figure 8).

This counter creates D1, D2,... D9, DF and CS2 (Figures 6,7,8 and Figures 3,4,5).

Signal CO (board T3) can inhibit $D\phi$ for one period to provide the frame detection (A.2.1.2.1.).

A.2.1.2.2.2 CHANNEL COUNTER (CC)

This counter is a ring counter, composed of shift registers N16, N14, N18, N19, N20, N21 and gate 40.

In D1 operation, the CC counts by 24 and in TD968 or TD660 operation by 12 by means of gate N40.

This counter is implemented by CS2 (A.2.1.2.2.1, Figures 6,7, 8). Signal CH-5 is a 8kHz pulse needed for the expandor board. Signal CH-9 is a 8kHz pulse needed for the phase lock loop oscillator. Signal CHN is needed to pick up the PCM data of channel N. N, can be selected between 1 and 24 for Dl operation

and between 1 and 12 for TD968 and TD660 operation.

This is done by a strap on the board itself.

The delay between CH-5, CHN and CH-9 should be respected to prevent transition chances (see section A.1.5.1.6. for explanation).

A.2.1.2.2.3 FRAME COUNTER

A.2.1.2.2.3.1. D1 AND TD660 OPERATION

Gate N28 creates FR1 when DC is in position 8 (signal DF) and CC in position 24 (CH24) (Figures 4 and 6).

Gate 28 creates FR2 when DC is in position 6 (DF) and CC in position 12 (CH12) (Figures 3 and 7).

A.2.1.2.2.3.2. TD968 OPERATION

It is a divide by 12 counter implemented by the signal CH1 (A.2.1.2.2.3) (circuits N35, N42 and N38).

The signal called IN78 is a signal which is high when the frame is a framing or a signalling frame.

F3 is a signal which is high during a framing frame.

SIG3 is a signal which is high during a signalling frame. (see Figures 5 and 8).

A.2.1.2.3, BOARD T4

A.2.1.2.3.1.COMMON SYSTEMS

Gate N2 creates FR3 from F3 and DF, FB3 is a 12 pulse signal which represents the position of the frame bits for the TD968.

Gate N9 selects FR1, FR2.or FR3 for D1, TD660 or TD968 operation. (see section A.2.1.2.2.4). The result FR is used to select the PCM frame bits from board T1.

The framing patterns for the Dl and TD660 are the same (Figure 1). The RBCl is common (circuits N15, N23, N26, N29, N30, N31, N37). For the TD968, the RBC2 is composed of shift registers N38, N39, N40 and gate N13 (Figure 1 for frame pattern).

Gate N10 selects RBC1 or RBC2.

The principle of operation was developed in Section A.2. 1.2.1.

A.2.1.2.3.2 CORRELATOR (COR) (SEE SECTION A.2.1.2.1 FOR PRINCIPLE).

A.2.1.2.3.2.1 GENERAL

The correlator (circuits N24, N31, N32, N33, N34, N25) counts the number of wrong CR's (see Section A.2.1.2.1) in 5 CR's.

The incoming PCM (lead PCM) is compared with BRC1 or BRC2 by means of gate N3; gate N21 selects the result CR during frame time (see sections A.2.1.2.3.2.2., A.2.1.2.3.2.3.).

CR is entered into COR by means of circuit N42, the clock is a pulse validated when FR is high (circuit N9).

Signal CO is high when there are at least 3 wrong CR's in the correlator and the last CR being entered is wrong.

This CO signal (high lead) is able to stop the digit counter for one period of $D\phi$ when in the "out of frame" condition.

"Out of frame" condition is declared when 3 CR's out of 5 are wrong.

When the frame has been lost and if the CR is not good, the frame is considered being lost. To be in the frame condition, at least one good CR is needed (see Table A.2).

N ^O of wrong CR's in the COR	Last CR entered into COR:CR	со	Frame condition
0	g oo d	low	in
1	good	low	in
1	wrong	low	în
2	good	low	in
2	wrong	low	in
3	good	low	in
3	wrong	high	out of
4	good	low	in
4	wrong	high	out of

TABLE A.2.

When CO is high the digit counter (Section A.2.1.2.2.1) is stopped and signals FR stay high and permit a check of the following PCM bits as if they were frame bits.

A.2.1.2.3.2.2.TD660 AND D1 RBC1 (REFERENCE BINARY COUNTER)

The reference binary counter is a counter which contains the frame reference pattern (0101...).

Flip flop N31 changes state every frame to provide the framing pattern.

When an "out of frame" condition is determined, CO opens gates N37, N30, N23 and N26 and the value of the PCM digit is entered by means of these gates, into flip flop N31.

If the RBC value and the PCM bit in check are the same, CR is necessarily good. Thus CO goes low (see Table A.2) and the digit counter runs again. This reset of the RBCl is needed to prevent the RBCl from being at the opposite value of the frame pattern.

Gate N10 selects RBCl or RBC2 output.

A.2.1.2.3.2.3. TD968 RBC2

Since the frame pattern occurs every 12 frames and is 00001101101, the RBC2 is a shift register (N38, N39, N40) clocked by FR3 (see Section A.2.1.2.3.1).

Gate N10 selects RBC1 or RBC2 output.

When an "out of frame" condition occurs, CO goes high and the digit counter is stopped, the digit counter can run again only when a CR is good.

A.2.1.2.3.2.4 SPECIAL FEATURES

Circuits N35,N36,N24,N42 are needed when the COR is filled with 5 wrong CR's and when FR is low (this could happen when the DDMC is switched "on") to prevent the counter board T3 from being stopped and to prevent frame synchronization.

A.2.1.2.3.2.5 ALARM FEATURE

A red light, on the front panel, provides a visual alarm for the "out of frame" condition. When CO goes high, flip flop N35 changes state and transitors Q1 and Q2 are satured: the light goes on. An incorporated push button is provided with the light. This buttom resets flip flop N35 in the off condition. If pushing this button makes the light go off, frame has been found.


	D1	TD968	TD660
SAMPLING FREQUENCY	8kHz	8kliž	8kHz
COMPANDING LAW	μ100	μ 25 5	2 segments law
OUTPUT LEVELS	bipolar logic "1" ±6V±1V logic 0 0V	NR2 unipolar logic 1 +6V -1V 0 -6V [±] 1V open line	unipolar logic 1 0v [±] 0.4V 0 -2V [±] 0.4V
LINES	balanced 1000±10%	unbalanced 780±10%	unbalanced 910±10€
BIT RATE	1.544 kb/s	768Kb/s	576kb/s
PULSE WIDTH	0.65µB	1.302µs tr 4 162µs tf ≤ 162µs	1.736us tr = 20µs tf = 120µs
BITS/WORD	7	8,7 on framing and signalling	6,5 for channel 12
BITS/FRAME	193	96	72
NUMBER OF CHANNEL	24	12	12
TIMING	1.544kHz not transmitted	768kHz transmitted square wave 50%	576kHz transmitted base -2 ± 0.4V peak 0 ± 0.4V pulse wicth 80 to 150µs leading edge leads the PCM transition by 0 to 80µs
FRAMING	one bit between LSB and signalling on the last channe of each frame pattern:0101	ted to the least	one bit substituted as the least significant bit of the last channel of each frame pattern:0101
SIGNALLING	Last digit of each channel	one bit substitu- ted as the least significant bit of each channel every 12 frames with a shift of 6 frames with a with framing	

FIGURE A.6.- PCM channels banks requirements.

		D1	TD968	TI	66	0		_
PCM CODE	P 0 5 1 T	MSB LSB level	MSB LSB 1 0000000	MSI 1	1	1	L	SB 1
	V E N E	1 000000 0 111111	1 1111111 0 1111110	0 1	0 0	0	0	0
	GATIVE	0 00001	0 0000001	0 (0	0	0	C
		STRAIGHT BINARY	STRAIGHT BINARY	STI			T	


MSB means: most significant bit. LSB means: least significant bit.

FIGURE A.7. - PCM codes.



D1 through D6: coding bits
D1 is the most significant bit
D6 is the least significant bit except on channel 12
On channel 12 D6 is the framing bit while 05 is the least significant bit
FR2 is high during the framing bits (CH12 digit DF)
DF=D6
base frequency 576kHz

FIGURE A.S.- TD 660's: frame configuration.



Dl is the most significant bit (sign bit).Dl signal is high during digit Dl.

D7 is the least significant bit. D7 signal is high during digit D7.

D8 is the signalling bit for channels 1 to 23. D8 signal is high during digit D8.

D9 is the signalling bit for channel 24. D9 signal is high during digit D9.

For channel 24 DS is the framing bit. D8 signal is high during digit D8.


CHN signal (1 < N < 24) is high during interval CHN (1 < N < 24).

FR1 is high during the frame bit (channel 24 dig. DF).

DF=1)8

Basic frequency 1.544 mHz

FIGURE A.9. - DI's frame configuration.



*

FIGURE A.10.- TO 968's frame configuration.

TIMING DIAGRAM BOARD B1, B3, B4, T1, T3, T4 FOR EXAMPLE CHN=CH1 MEANS THAT CHANNEL ONE IS CHOSEN AS TRANSMITTING AND RECEIVING CHANNEL, FRONT SWITCH IS IN D1 POSITION.




FIGURE All. - DI's Timing diagram (boards B1, B3, B4, T1, T3, T4).

TIMING DIAGRAM BOARD B1, B3, B4, T1, T3, T4, TD660.




FIGURE A.12.- TO 660's timing diagram (Boards B1, B3, B4, T1, T3, T4).






FIGURE A.13,- TD 968's timing diagram (Boards B1, B3, B4, T1, T3, T+

A.2.2. THE EXPANDOR FUNCTION

This expansion from compressed to linear PCM is done by one board T-6 and contains the four expansion laws: the μ -100, μ -255 or TD968, A and TD660.

A.2.2.1.1. CLOCKS

The board contains four different clocks which vary according to the expansion laws.

- -8kHz work clock. One of the two signals according to the expansion law.
- -8kHz, output register
- -14 impulses at 1.5MHz
- -Repetition at 8kHz
- -Fast clock at 1.5MHz

8kHz work clock (N30)

This clock is used to create two other signals, one identical but delayed, the other an impulse on the trailing edge generated by the set-up (Figure A4, A5): these three signals exist for all the laws except for the impulse which is blocked in law TD660 (4).

Fast clock (N22 - N23) -CF

CF and the 8kHz are synchronous but their phase is ill defined. The situation where a CF trailing edge occurs too soon after (or at the same time as) an identical 8kHz edge must be avoided.

For this reason, the D flip-flop is reset to zero (preceding "c" impulse on its reset) at each trailing edge of the 8kHz. The first CF impulse cannot therefore be switched to the work register since $\overline{\mathbb{Q}}=1$. Q will however become equal to 1, operating the switch and blocking it in this position for the rest of the 8kHz period.

In law TD660 (4), the flip-flop is constantly blocked at zero by its reset in order to avoid sending the fast clock into the work register.

Output clock -Ml and CSI

Ml serves to load the output register in parallel and CS1 (14 impulses) to unload it in series.

A.2.2.1.2 MEMORY (N2)

It is supplied by + 5V and - 9V sources. The latter is created from the - 15V by a Zener diode (CR1). CR2 which has a larger power capacity conducts only when CR1 is short circuited, thus protecting the memory until the breakdown of CR1 (open circuit). A voltage higher than - 9V would not damage the memory but could change its contents.

Law M100 uses addresses 0 to 63, law TD660 addresses 80 to 95. The remaining memory fan-out is 1.

A.2.2.1.3. DECOUNTER GATES (N8 - N15)

In laws M255 and A the signal comes directly from inputs E4-E5 and E6. In law M100, 3, it comes from outputs D4-D3-D2 of memory (N2).

A.2.2.1.4. DECOUNTER (N11, N12, N16, N27, N18, N23, N23)

Loading

At the time of the trailing edge of the 8kHz, the impulse "C" discussed in A.2.2.1.1. lets the signal pass on the "set" and "reset" of the flip flop. The signal must be available before the impulse. Two cases are possible: the signal is 1 or 0. Thus Q = 0; Thus Q = 1.

In the case where the signal is 1, so must be preponderant. For this, the impulse "C" must be longer than the transition time Λ of a gate.

Decounting

It is performed as long as one of the 3 most significant bits is 1 in law M255 (1), or as long as one of the 2 most significant bits is 1 in laws A (2) and M100 (3).

Each decounting impulse is sent to the work register serial clock. In laws A and Ml00, a supplementary shift impulse is sent into the work register before the decounter begins to function.

A.2.2.1.5. WORK REGISTER GATES (N13.N14.N15.N19.N20.N21.N26.N27.N28)

For each work register position it is necessary that:

CASE; M255: 1 for 8 bits, 0 for 7 bits $\overline{(M7)}$

A: 0 M100: 0 TD660: E4

CASE 2

M255: $\overline{E0}$ for 8 bits, 10 for 7 bits. A: $\overline{E0}$

M100: D8

TD660: 1st segment (E4=1): E0
2nd segment (E4=0): 0

CASE 3

M255: <u>E1</u> A: <u>E1</u> M100: D7

TD660: 1st segment (E4=1): E1
2nd segment (E4=0): 1

CASES 4 and 5

A and M255: E2 for position 4, E3 for position 5
M100: D6 for position 4, D5 for position 5
TD660: E2 for position 4, E3 for position 5 lst segment
D8 for position 4, D7 for position 5 2nd segment

CASE 6

A: E4+E5+E6 M255: 1 M100: D2+D3+D4

TD660: 0 for 1st segment D6 for 2nd segment

CASES 7,8,9,10

M255: 0 A: 0 M100: 0

TD660: 0 1st segment D5, D4, D3, D2, 2nd segment.

A.2.2.1.6 WORK REGISTER (N32, N32, N34).

It is loaded in parallel by the 8kHz. The data must be input into the set-up at least 1.5 μ s before this loading because of the memory response time.

A.2.2.1.7 OUTPUT REGISTER (N38, N39, N40, N41, N42).

Its in-parallel loading clock must lay by at least $10\mu s$ that of the preceding register. The 14 serial unloading impulses (CS1) must not occur less than 50ns after the M1 trailing edge.

A.2.3. THE COMMON LINEAR PCM TO DIGITAL DELTA FUNCTION

This part is composed of three boards T-7, T-8 and T-9; its main function is to provide the linear PCM information at the correct delta rate at the digital delta input part. It is a rate converter from 8kHz to delta rate 16, 19.2, 32 or 38.4kHz.

It contains:

- a 64kHz counter, a digital sign adjuster,
- a linear interpolator and a delta counter,
- a second order digital filter at 64kHz.

A.2.3.1. BOARD T7: THE 64 KHZ COUNTER AND DIGITAL SIGN ADJUSTER

This board is composed of the interpolator input gates control and of the 64kHz counter.

The expanded word coming out of the expandor board by means of CS1 (N32, N26) passes directly through gate N10 in case of the A and M100 laws. For the M255 law, 16.5 is substracted from it, by means of registers N3 and N4 and adder N1, and in case of TD660, it is be multiplied by 12.1875. In fact it is multiplied by 12.1875/16 (i.e.24) (adders N2, N15, N15, BR8, N9) and then multiplied by 16, four shifts (N24) being eliminated from CS1 (N24, N25).

Then the sign of the binary word, SI, permits to recover the full sine wave (2's complement: circuits N13, N27, N5) before entering the linear interpolator I.

The clocks and timing signals necessary for the interpolator and 2nd order filter are generated on this board by the 64kHz counter. This serial counter (N17, N18, N19, N20, N21) is reset by the M2 impulse created on each negative edge of the 64kHz clock. It is filled with one ("1") by means of a fast clock CF1 which stops (N23) on the value 20 of the counter (N11).

The two frequencies 8kHz and 64kHz are perfectly in phase. M_1 is the impulse created on the negative edge of the 8kHz frequency (N5). V is a variable in the "l" state during the first period at 64kHz between two successive impulses M_1 .

CS1, CS2, CS3, CS4 are serial clocks necessary for the interpolator; CS5 is the serial clock of the 2nd filter (N24, N25, N11, N27, N32). CS1 is a test point to visualize the interpolator output (N25, N34).

For more details, see the timing diagram Figure A.14.




FIGURE A.14.-T7 timing diagram.

A.2.3.2. BOARD T-8: LINEAR INTERPOLATOR AND DELTA COUNTER

This board is composed of the linear interpolator and of the delta counter. Two phases have to be considered for the interpolator computing.

When variable V is equal to 1: the incoming bit stream $X_n + 1$ is input into shift register SR2 (N2,N3,N4,N4)while the difference $X_n + 1 - X_n$ is computed through the adder N14(6,7) and divided by eight(8) when entering the shift register SR3 (N16, N17,N18,N19) by means of CS4 + 3. X_n , previously in SR2, is shifted in SR4 (N9,N10,N11,N12)

$$\frac{\Delta}{8} = \frac{X_{n+1} - X_n}{8}$$

When variable V is equal to 0: gates 21,20,6 are inhibited so that $X_n + \Delta$ is computed through adder N14 and placed in SR4 by means of CS4. $\frac{8}{8}$ $\frac{\Lambda}{6}$ is shifted from SR3 output to SR3 input to be ready for the $\frac{1}{8}$ next step computing $(X_n + \frac{\Lambda}{8}) + \frac{\Lambda}{8} = \frac{X_n}{8} + 2 \cdot (\frac{\Lambda}{8})$

And so, up to $X_n + 7$ $(\frac{\Delta}{8})$, X_{n+1} the next step, is still in shift register SR2.

Gate N35 feeds the 2nd order filter with the sequential outputs of the interpolator.

The " Λ " Counter is based on the same principle as the 64kHz counter. It is reset by M $_{\Lambda}$, impulse created on each negative transition of the Λ clock. "1" is filled through shift registers N22,N23,N24,N25,N26,N27,N28 and it stops counting on the decoded value 25 (N15). Every S $_{\rm X}$ has the value "0" up to the value x of the counter and then "1" up to the reset of the counter.

A.2.3.3. BOARD T-9, SECOND-ORDER FILTER AT 64KHZ

This board is composed of the second-order filter at 64kHz and of the holder, a buffer permitting to change the sampling frequency from 64kHz to any delta frequency.

The second-order filter is composed of two registers SR6 (N2,N3,N4,N5,N6) and SR5 (N9,N10,N11,N12,N13), the principal adder N27 (BR34) receiving the interpolator output. The outputs Q2(N13), Q1(N6) are gated (N14,N21) to adder (BR31), and Q2(N12), Q0(N13) are gated (N14,N21) to adder N32 (BR31) to realize the feedback coefficient of the filter. Outputs of adders N1 and N32 feed adder N33 (BR34) which enters the principal adder (N27). The sign bits of SR5, SR6 are stored on M2 in D flip flop N8.

On each negative edge of the delta frequency F_{Δ} , a pulse MA is created (N29, R1,C1) and the binary word in the buffer (N28, N16,N17,N18,N19) must be transferred in parallel in the shift

register SR7 (N20, N23, N24, N25, N26). SR7 is the input of any digital delta CVSD: to enter the right length binary word at the right time, four serial clocks are gated (N22, N21).

On each negative edge of the 64kHz, the binary word computed in the second order filter must be transferred in the buffer. As there is no phase or frequency relation between 64K and F_{Δ} , a system creates 2 clocks, very near 64K and F_{Δ} , which prevents negative edges from being synchronous within 20 ns (N29, R2, C2, N35, N15, N14, C4).

A.2.4.1. THE DIGITAL DELTA CODER FUNCTION

A241 The digital delta coder function General description	16kHz	19.2kHz	32kHz	38.4kHz
The digital CVSD system at is composed of	16kHz	19.2kHz	32kHz	38.4kHz
A low-pass first-order filter with a shift register of	12bits	16bits	16bits	18bits
A feed back loop A composed of- an identity detector compa- ring three successive A bits and driving the input of a				Charle 1
syllabic filter with a shift register of	12bits	16bits	16bits	18bits
preceeded by an adding with a shift register of	4bits	8bits	4bits	4bits
and followed by an adding with a shift register of a multiplier by †1 giving the algebric increase which is then summed in an	4bits	8bits	8bits	8bits
integrator with a shift re- gister of	14bits	17bits	17bits	22bits
The low-pass filter, the syllabic filter and the integrator are three first-order filters the loop coefficients are realized respectively by	0,1,1,serial adders	1,2,3,seria adders	0,3,2 serial adders	1,2,2 serial
The different clocks driving the registers come from the same fast clock. For every register the sign is made in memory to be sent by a control gate so that the serial calculation is well defined until the last serial shift In the case of the syllabic filter the sign memory does not exist, because the sign stays plus.				

The digital delta codec function

A.2.4.2. DIGITAL CYSD AT 16KHZ

Λ 24? Digital CVSD at 16kHz (realized on Board 710)	CIRCUIT NUMBERS
Low-pass filter	
main adder	1 BR2
shift registers	3,4,5
memory for sign	2 (5)
the output	Q ₁ (5)
is sent toward main	14, 20
Adder	14, 25
Comparator of the integrator	8 BR15
output with	8 BK15
followed by memory	9
for sim	10
and A register	10
with the identity	24,17,11
detector	21,27,22
Adding register at syllabic fil-	
Adding register at ayriming	6
ter input	
Syllabic filter	18 BR25
main adder	19, 27, 28
shift register	Q3 (28) Q1 (27)
the outputs	Q3(20) V1(2)
are sent toward	26 BR25, 18
adders	20 5/12/
Adding register at syllabic	16
	23, BR9
with adder	23, 283
Multiplier by - 1	29, 24 and BR15
Integrator main adder	22 BR15
shift register	32,33,34,35
memory for sign	30
out put 8	Q(35), Q ₁ (34), 20,29
are sent toward adder	31, BR30°
clocks	12,13,20

Digital CVSD at 16KHz.

A.2.4.3. DIGITAL CVSD AT 16 KHZ

TICL DIGITION CASE OF THE			
A243 Digital CVSD at 19.2kHz, 32kHz, 38.4kHz For these three frequencies the realization is made on two boards called boards A and B. A respectively T11, T13, T15. Roards A lespectively T11, T13, T15.	19.2kHz	32kHz	38.4kHz
X2431			
main adder	1 BR2 3, 4, 5, 6 2, 02 (5) Q3 (6) 11 BR18	2 BR1 3, 4, 5, 6 1 001 (6) 2 BR1 23 BR22	1 BR2 3, 4, 5, 6, 7 2 (7) and Q3(6) 12 BR11 8 BR15
between outputs of the low pass	6	19	16
Arch the memory iity iop	10	24	12
with the identity detector	16, 17, 20, 23	20, 21	17, 18
Adding register at syllabic filter input	13, 14		24
Syllabic filter			, 1000
whift register— the outputs— are sent toward the adder— in the same way the outputs— are sent toward the adder— and the outputs of these— adders towards the adder———————————————————————————————————	19 BR18 25, 26, 27, 28 Q _Q (27) and Q ₂ (28) 35 BR34 S (35) and Q ₂ (26 33 BR34	14 BR22 15, 16, 17, 18 01 (18) and 02 (16) 13 BR19 02 (15) and 01 (15) 12 BR10 11 BR10	24, 25, 26, 28 24, 25, 26, 28 02 (26) and 00 (26) 32 BR30 32 BR11
Adding register at syllabic filter outpur	31, 32		34, 35
with the adder	30 BR29		33 BK11
The 20 inputs-outputs of this board A deal with the input signal, the A output signal, the "Si" signals of the counter, the MA and FA signal, the test-points FE12 and F512 as well as the connections with board B, that is to say the clock signals, and the two connections:			
<pre>IC (integrator-comparator) and SL (syllabic filter and logic)</pre>			

Digital CVSD at 16 kHz

BOARDS T12.T14.T16

DOWNING I	T-11-11-1-0		
A 2432 boards T12, T14, T16	19.2kHz 712	121.Hz T14	38.4kiiz T16
Adding register at syllable tilter output		12,13 11 BRIO 8,9,14	8,20
Multiplier by 1 1	37	8,9,14	8,20
Integrator main addor	25 BR39	14 BR5 set and reset	1 BR2 set
shift register	26,11,12, 13,14	1,2,3,4	3,4,5,6,7,
nign memory	26 Q ₃ (14) ,Q ₃ (13)	Ω ₃ (4) Ω ₂ (3)	$\Omega_0^{(7)}, \Omega_1^{(6)}$
are sent toward the loop adder	27 BR41	7 BR6	19 BR18
in the same way the outputs	Q ₁ (13)Q ₃ (12)	Q2(2), Q(7)	Q(21), S(19)
are sent toward the loop adderand the outputs of	40 BR41	15 BR10	10 BR18
these two adders toward	38 BR39		
Clocks	9,10,23	16,17,18	23,24,9
The inputs-outputs of this found deal with these connections between boards A and B, the M, signal and the "S;" signal of the counter the test-point 112 as well as the clocks for the first board.			

Boards T12, T14, T16.

A.2.5 THE CVSD DECODER


The CVSD decoder is built on the same board as the CVSD coder as it was mentioned in Section A.1.1.


APPENDICES B AND C


4 PAD4 5 PAD3 1 PAD2 DØ(3T)	, ם	2		1			213	5		2	2	2		
5 1 5)Ø(3)T	т	212	54	C032	516			V	CS 114			02	\$ 20			DS	MOD
	A M100	2 13	53	C S 32				F.12	ď			CS 133	∢	٧			SFI
	-	26	S1	CS 38				CS1111	4				0,0			5107	AUDIO (1)
1	2	22	5.2	6100		CS 145			CS 113	D	01	S	526	FΔ2	JS23	\$23	- 15V
DØ27	M 255	24	\$5	CO 38	ΔM			5.8	2.5	C	0.2		516		ה	0.5	15 V
PADG 05	-1	2-2	Sô	CS16				S 10	S14	\$ 24	MAA		5135	8.8	S	516	
PASS DR	1 D	DE	5.7	CO 16	◁	SF 145	SF147	CS 110	820	\$ 22	SF 132		5 134	S	CS105	03	≥ a. s
		s	\$ 8	DS 15	51		ΔM	5 12	MΔ			10	0,5	510	516	00	7
	CS	53	65	DS 19	8.6	4	CS147	S 14			۵	SG	MAB	MΔ	CS 106	526	
<u>CF2</u>	CH2	N	S 10	DS 32	FA2	5.21						CO	MAA	EQ3	\$ 24	5106	
0.4		M 255	511	DS 38		00			S 255	51	FA2	S 26	525	53	MA	SF108	FD3
BQ.		AM100	512	CW		-				52	55	516	CS136		EO3	CS 108	273
6.15 X.		-	513	53120		m						\$ 23	SF136		20		
00 X:		M2	5.74	Z Z		5.18	DS 16	CS 112		05192		MAB	0.5		CS106		9.11
	-15/-	4	\$15	CR	F	5142		MA		MA			.sa		SF106		TJC
			S 16							CS 111							
								516		CS 110							
CE1	CF2	CF2	CF2		CF1	CF1	CF1			CF 2	CF 2			CF2			
1 1 2 1 2	P544	CW	MA	SF 121	S 10	MA	S11	5.21	D	5 16	CS134	521	\$25	٦	03	CS 38	171
CH2	PDA6		CF2529	CS 121	5.21	519	Б			CS113	\$26	520	CS136		00		TEJM
(L)		M. M.	CF2530	2,5	513	\$ 23			5.23	CS 112	98	DS,	88	S 14	CI	CF2537	BUO
CH9	Pr 45	MΔ	525	24	4	02			S 16	513	510	90	CF 2229	3523	5106	0,3	
-5.4		FA2	526	26	CS145	516	65			521	513		513	CS105		5 14	∆ 16
F 3			527	2			CS16			CS 114	CS133	5135	C\$32	SF104		98	6.7
STD		64 K	5.28	22	00		S10	CS 113	S 24	5.5	517	0,5	527	5.1	5107	ΔM	7.5
SIGB		c C	523	2-2	58	520	\$26	5.5		5.4	S1	5134	V.7	517	\$ 21	527	₽ 7
282	PDA3	ω ×	\$ 22		\$3			٨				CS136	5832		517	\$24	CC16
FR:		64517	5 23	S	Ţ			CS 114		88	S	524		\$26	524	0	C035
<u>CS2</u>		CS	\$24		8	511	CS147		CS 115	2.2	00	SF134		\$ 23	\$19		C019
			517	64517	5143		5.21	8		\$ 25	\$ 23	\$22		S 4	522		C038
	PDAO	64516	5.18	CS 121	SF143	E	S 24	5.20	CS 116	CS115		4		CS106	0	528	AUT 10
	PDA1	CS 121	519	64516	0.5	CS147	\$ 22	S 19	J	51150	S 4	0"2		5.2	0.0		SRDM
	P5A2	5451.1	\$ 20	64514	CS143	\$25	5.23		Z S	255	SC	CS134		5.18		DS38	COD


	DESIGNEN	MANE		20/11/41/	PACCEDED OF SHEED ONLY	DOKE
boords	L CHARRIER			FACULT	FACULTE DES SCIENCES APPLIQUEES	UEES
d for any boards		WRAP	CONNECTIONS	EQUIP	WRAP CONNECTIONS EQUIPE MODULATION DELTA	LTA
aards	M VILLERET "B" BOARDS		BOARDS	υį	W B	4
				S12E	DRAWING NO	2


AH: GND for any b BH: No cannected f CH: +5V far any b
























































DISSIP. VOLTAGE	250V 280 AEA 100K	304 40V 2222 62903103	25V 426 ARTIO	250V 280 AEA100K	08 40V 222 629 03103	00 40V 2222 629 03222	00 40V 2222 629 13222	400 2222 629 03222	400 2222	0\$ 40V 2222	08 40V 2222 629 03103	04 2222 629 03103	100V 2222 630 03471	100V 2222 630 03471	25V 426 ARFIO	108 40V 222 629 03103	257	250	40v 2222 629 03103	40V 2222 629 03103	1W 3.1y Zener DIODE	1W 3.1V	1W 5.1V	1W 3.1V	300mW VCB=30V PNP TRANSISTOR	300mW VCB::30V "			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
VALUE TOL.	100nF ±10%	10nF -20/+100%	10 W -10+50%	100nF ±10%	10nF -20+100%	2.2nF -20+1004	2.2nF -20+100%		10nF -20+100%	10nF -20+1008	\neg	10nF -20+1008	470pF ± 104	470pF ± 108	10nF -10+50%	10nF -20±1008	10 P -10+504	10µF -10+50%	10nF -20+1008	10nF -20+1008	3.17	3.1v	5.1V	3.1v										
TYPE	Metalized		Chimis	4	Ceramic	Ceremic			•	•	•		•	•	Chimic	Chimic			Ceramic	•	IN5225	IN5 225	IN5733	IN5225	2N4126	2N4126	2N4126	2N4126	2N4124	284124	2N4124	2N1126	2N 11.26	
MABER	5	. 5	ື	70	, e	3 8		; ;	. 2	: :	1	C12	C13	717	CLS	C16	C17	C18	613	C20	CRI	CR2	CR3	CR4	15	92	93	3	Sõ	*	70	8	8	

NUMBER (1)	TYPE (2)	OESCRIPTION
IC 1		
IC 2	MC7400P	4#2 IMPUTS MAND GATE
IC 3	MC7495P	4 BITS SHIFT REGISTER
IC 4	HC7495P	
IC S	MC7495P	
1 C 6		
IC 7		
I C B		
I C 9	MC7400P	4x2 INPUTS NAND GATE
I C 10	MC7400P	
ICH		
I C 12		
IC 13		
IC I		
I C 15		
I C 16		
IC IT		
I C 16		
I C 19	MC7402P	4x2 INPUTS NOR GATE
I C 20		
I C 21		
I C 22		
I C 23	MC7400P	3
I C 24	MC7400P	
I C 25	MC7400P	
I C 26	MC7402P	4x2 INPUTS NOR GATE
1521		
10.28		
1 C 29		
I C 30	MC7400P	IPUTS NAND GA
IC 31	MC7400P	
I C 32	MC7400P	
I C 33	MC7479P	DUAL TYPE D FLIP PLOP
IC 34		
I C 35		
I C 36	MC7451P	2 NOI GATES
U	MC7400P	4x2 INPUT NAND GATE
I C 38	MC7479P	DUAL TYPE D FLIP PLOP
I C 39	MC7402P	4x2 INPUT NOR GATE
IC 40	MC7479P	DUAL TYPE D FLIP FLOP
I C 41		
IC 42		

TAUTH TO ADDES CLASTY, TO TO DAME OR ELECTRICAL DRAWINES AND IN DRAWING DAMES AND IN DRAWING DAMES AND IN DRAWING DAMES AND IN DRAWING DAMES DAM

A-PCM SITE DATA PROCESSOR OESIBRER L.CHARRIER APPROVED M.VILLERET

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES EQUIPE MODULATION DELTA N B1 INTERFACES

DESCRIPTION 1985 1980		PNP TRANSISTOR MOTORGIA					STYLE 25 PHILIPS																STYLE 52 " "	STYLE 25 " "															INIVERSITE DE SHERBROOKE	SCIE	EQUIPE MODULATION DELTA	C N B1 2/3
No. No.	+	_					250V	:													•		200v	250V																S	PESSOR	1000
1	Т						250mk	,								:						:	TN.	250mW									:		<u>.</u>					ERFACE		
Color							# 2#																		•								•						3476	N	DAT	5
1772 2012 2014	ANTOE						1.0	axi		4700	20	100a	180	1000		1 i	IKE	4700	1Ka	4.7Kg	1000	4700	1000	2.2KB	2.280	4700	4700	110	110	1Ka	110	1000	1200	1200	2.2Kg	ıKa			831	CHARRIER	7	ii FRET
DARWINGS AND		2N4126	2N4126	ZN4124		Ī																			ĭ														81830	Ľ	9	2
DAAWINGS ANS	_ 1	_			Τ		_												7	-		, 4	1		2	02	21	22	23	24	52	92	27	28	53	30						
	NOMBER	912	013	- 070	-		•		2 1	2 1	-	RS	98	Z .	2	88 	R	2	. I.	Z .		7	2		2	22	ď	K.	EK.	æ.	~	2	æ.	æ	_	*						
			ELO O	70				1 T	2 1			ZS.		XX.		62		TX .	R. R.	12			2		2	2	K.	2	K		× ·	*					10.36	IC 40			(1) POR AGOES CLAMITY TC* 18 NOT DEATH ON ELECTRICAL DRAWINGS AND PRINTER CISCUIT BOARDS	(S) ON EGUIVALENT

ER TYPE VALUE TOL.	IKG #54	1K0	1000	2.2Kn		R38 6.8KG "		R40 2.2KG "														OCSIGNER NAME	CHARRIER		
VOLTAGE	250mW 250V			:																			INTERFACES	an saucea	
PHILIPS							z (SHERBROOKE	SCIEN	EQUIPE MODULATION DELTA	

DESCRIPTION	PHILIPS	
	STYLE 25	
DISSIP. VOLTAGE	250V	25.00
DISSIP.	250mW	250m#
TOL.	# 5¢	ភ្នំ
VALUE	Ħ	H
TYPE	Carbonated	
NUMBER	80	

22201010		
L.CHARRIER	INTERFACES	FACULTE DE SHEKBROOKE
STADBOAT	DATA BOOFESCOR	EQUIPE MODULATION DELTA
M.VILLERET	A → PCM	C NB3 1/1 &

NUMBER (1)	TYPE (2)	DESCRIPTION
IC !		
IC 2		
IC 3		
IC 4		
IC S		
1C6		
IC 7		
ICO		
E O I	MC7400P	4x2 INPUTS NAND GATE
100	MC7401P	4x2 INPUTS NAMD OPEN COLLECTOR GATE
ICH	MC7400P	4x2 INPUTS NAND GATE
I C 12	MC7495P	4 HITS SHIPT REGISTER
IC 13	MC7495P	
H C P		
IC IS	MC7400P	4x2 INPUTS NAND GATE
IC 16		
IC 17		
IC 16		
I C 19		
I C 20		
IC 21	MC7400P	4x2 IMPUTS NAND GATE
I C 22		
I C 23		
IC 24		
I C 25	MC7473P	DUAL TYPE JK FLIP FLOP
I C 26	MC7495P	4 BITS SHIFT REGISTER
I C 27	MC7495P	
10.20	MC7400P	4x2 INPUTS NAND GATE
1029		
I C 30	MC7479P	DUAL TYPE D FLIP FLOP
IC 31	MC7400P	4x2 INPUTS NAND GATE
I C 32		
I C 33		
IC 34		
I C 35	MC7402P	4x2 INPUTS NOR GATE
IC 36		
IC 37	MC7402P	4x2 IMPUTS NOR GATE
IC 38	MC7400P	4x2 IMPUTS NAND GATE
I C 39	MC7400P	4x2 IMPUTS NAND GATE
IC 40	MC7400P	
IC 41		

WC7455 4. INFORM NAME CATE C.	10.1	41074		5	o i me i d	2.2nP	7
WC7455	10.2	MC7495	4x2 INPUTS NAND OPEN COLLECTOR CATE 4 BITS SHIPT REGISTER	3 8	-	4	
NCT 12 NCT NCT 12 NCT 12 NCT N				75			_
HE CASE	401	MC7400B	Manual constitution of the	5		Tun.	
HET 100 42 IRPUTS NAM GATE 12	I C S	MC7473P	A NITTS CANADA CALL	*		Inf	
KC7400P 442 INPUTS NAND CARE F2 F2 F2 F2 F2 F2 F2 F	106	MC7493P		S .	*etalized	TOOUT	
WC7400P 442 INPUTS NAND CATE P1 SapShipt	167			90	Ceramic	1001	
WC7400P 422 INPUTS NAND GATE P2 P2 P2 P3 P3 P3 P3 P3	10.8			C2		10pF	
HC7402P	I C 9	MC7400P	4x2 INPUTS MAND GATE	P1	Gerbon	1K0	
WC7404P WEX INVESTER P33 WC7404P WC7	I C 10	MC7402P	2x2 INPUTS NOR GATE	P 2		1000	
WC7400P 442 IMPUTS NAND GATE COLUMENT COLUMENT	ICH	MC7404P	HEX INVESTEE	P3		1000	
NC7403P	I C 12	MC7400P	4x2 IMPUTS NAND GATE	16	2N4124		
NESSSA PRASE LOCK LOOP NESSSA N	IC 13	MC7493P	4 BITS COUNTER	R1.	Carbon deponit	4700	
HC7405P	ICH	NESESA	PHASE LOCK LOOP	R2		4700	
NC7495P	IC IS	MC7400P	4x2 INPUTS NAND GATE	R3		220	_
HC7495P	1 C 16	MC7495P		28		220	_
NC7495P NC7495P NC7495P NC7495P NC7495P NC7495P NC7495P NC7405P NC7405P NC7405P NC7405P NC7405P NC7406P NC74	1017	MC7495P		R		10K0	
NC7495P	IC IS	MC7495P		8 8		1.0	
NC7495P	I C 19	MC7495P		R10		10Kg	_
HC7485P	I C 20	MC7495P		R11		4.7Kp	
HC7400P 4x2 IMPUTS NAMD GATE HC7402P 4x2 IMPUTS NAMD GATE HC7404P HEX INVESTER HC7402P 4x2 IMPUTS NOR GATE HC7403P HC7403P HC7403P HC740	I C 21	MC7495P		R12		4700	
HC7400P 4x2 IMPUTS NAND GATE HC7404P HEX IMPUTS NOR GATE HC7404P HEX IMPUTE NOR GATE HC7406P HEX IMPUTE NOR GATE HC7406P HEX IMPUTS NAND GATE HC7406P HEX IMPUTS NAND GATE HC7402P 4x2 IMPUTS NOR GATE HC7403P 4x2 IMPUTS NOR GATE H	16 22			×	MS14193	1.544000M	H
HC7400P 4x2 IMPUTS NAMD GATE HC7402P 4x2 IMPUTS NOR GATE HC7404P HEX IMPUTS NOR GATE HC7404P HEX IMPUTS SAND GATE HC7404P HEX IMPUTS SAND GATE HC7404P HEX IMPUTS SAND GATE HC7404P HEX IMPUTS NAND GATE HC7405P 4x2 IMPUTS NOR GATE HC7405P 4x2 IMPUTS NOR GATE HC7403P HC7403P HC7403P HC740	I C 23						
NC7400P 4x2 IMPUTS NAND GATE NC7402P 4x2 IMPUTS NOR GATE NC7404P HEX INVESTER NC7404P HEX INPUTS NAND GATE NC7402P 4x2 IMPUTS NOR GATE NC7403P 4x2 IMPUTS NOR GATE NC7404P	IC 24						
HC7400P 4x2 IMPUTS NAND GATE HC7402P 4x2 IMPUTS NOR GATE HC7404P HEX IMPUTS NOR GATE HC7404P HEX IMPUTS NAND GATE HC7404P HEX IMPUTS NAND GATE HC7402P 4x2 IMPUTS NOR GATE HC7402P 4x2 IMPUTS NOR GATE HC7403P 4x2 IMPUTS NOR GATE HC7404P 4x2 IMPUTS NOR GATE H	I C 25						
NC7400P 4x2 IMPUTS NAND CATE NC7402P 4x2 IMPUTS NOR CATE NC7404P HEX IMPUTS NOR CATE NC7404P HEX IMPUTS NAND CATE NC7404P HEX IMPUTS NAND CATE NC7404P HEX IMPUTS NAND CATE NC7402P 4x2 IMPUTS NOR CATE NC7404P NC7404P 4x2 IMPUTS NOR CATE NC7404P NC7404	I C 26						
HC7400P 4x2 IMPUTS NAMD GATE HC7402P 4x2 IMPUTS NOR GATE HC7404P HEX IMVENTER HC7404P HEX IMVENTER HC7404P HEX IMVENTER HC7404P HEX IMVENTER HC7404P HEX IMPUTS NAMD GATE HC7402P 4x2 IMPUTS NOR GATE HC7404P HC7404P 4x2 IMPUTS NOR GATE HC7404P 4x2 IMPU	I C 27						
NC7400P 4x2 INPUTS NAND GATE NC7402P 4x2 INPUTS NOR GATE NC7404P HEX INVENTER NC7402P DIVIDE BY TWELVE COUNTER NC7404P HEX INVENTER NC7404P HEX INVENTER NC7402P 4x2 INPUTS NAND GATE NC7402P 4x2 INPUTS NOR GATE NC7402P 4x2 INPU	IC 28						
HC7402P 4x2 IMPUTS NOR CATE HC7404P HEX INVENTER HC7402P 4x2 IMPUTS NAND GATE HC7402P 4x2 IMPUTS NOR GATE	I C 29	MC7400P	4x2 INPUTS NAMD GATE				-
HC7404P HEX INVENTER HC7404P 4x2 IMPUTS NAND GATE HC7404P HEX INVENTER HC7404P HEX INVENTER HC7402P 4x2 IMPUTS NOR GATE HC7402P 4x2 IMPUTS NOR GATE HC7402P 4x2 IMPUTS NOR GATE HC7403P 4x2 IMPUTS NOR GATE	IC 30	MC7402P	4x2 INPUTS NOR GATE				
NC7402P	I C 31	MC7404P	HEX INVENTER				_
HC7400P 4x2 IMPUTS NAND GATE HC7400P HEX INVENTER HC7402P 4x2 IMPUTS NAND GATE HC7402P 4x2 IMPUTS NOR GATE HC7403P	I C 32	MC7492P	DIVIDE BY TWELVE COUNTER				_
HC7400P HEX INVENEER HC7400P 442 INPUTS MAND GATE HC7402P 442 INPUTS WOR GATE HC7439P DUAL TYPE JK FLLP FLOP HC7403P 442 INPUTS WOR GATE HC7403P 4 ATTE COUNTY OR GATE HC7402P 442 INPUTS WOR GATE	I C 33	MCA400P	4x2 IMPUTS MAND GATE				
NC7400P	IC 34	MC7404P	HEX INVENTER				_
HC7402P 4x2 IMPUTS NOR CATE HC7473P DUAL TYPE JR FILE PLOP HC7402P 4x2 IMPUTS NOR CATE HC7402P 4 ATT COUTTR HC7402P 4x2 IMPUTS NOR CATE	I C 35	MC7400P	4x2 INPUTS MAND GATE				
NC7402P 4x2 INPUTS NOR GAYE NC7402P 4x2 INPUTS WOR GAYE NC7493P 4 ANTHE TOTAL THE TABLE NC7493P 4x2 INPUTS NOR GAYE NC7402P 4x2 INPUTS NOR GAYE	I C 36						_
MC743P DOAL TYPE JK FLIP FLOP MC743P 4x2 INPUTS WOR GATE MC7432P 4x2 INPUTS WOR GATE	I C 37	MC7402P	4x2 INPUTS NOR GATE				
HC7402P 4x2 INPUTS NOR GATE HC7403P 4 BITTE COUNTRR HC7402P 4x2 INPUTS NOR GATE	I C 38	MC7473P	DOAL TYPE JK PLIP PLOP				
MC7402P 4 ATTE COUTTER MC7402P 4x2 INPUTS NOR GATE	I C 39	MC7402P	4x2 INPUTS WOR GATE				
MC7402P 4x2 IMPUTS NOR GATE	IC 40	MC7493P	4 MITTE COURTER				
	IC 41	MC7402P	4x2 INPUTS NOR GATE				
MC7402P	I C 42	MC7402P			OC 8 18 14 15		•
TO YOU WANTED CLARITY, At 18 NO. CARGO WAS ELECTRICAL GRADINGS AND		0 100 10 10 10 10 10 10 10 10 10 10 10 1	BAND OF FIRSTON BRANCOS AND		[.	と こころれない こ	

PRILIPS

NPN TRANSISTOR

300mW

750mW

2500

DESCRIPTION

DISSIP. VOLTAGE

2222 624 0.3322 2222 624 03472 2222 629 03103 2222 629 03100 280 AEA 100K 2222 638 10109 3006P

40v 40v 40v 250v 100v

יים של הדוספרייוויים	UNIVERSITE DE SHEKBI	ES FACULTE DES SCIENCES APPL	EDC EQUIPE MODULATION D	A PCM DOS NEED DRAWING NO.
***		INTERFACES	COUNTEDS	- Φ
058:8858		L.CHARRIER	APPROVED	M. VICLERET

BROOKE VLIQUEES DELTA

NUMBER	TYPE	VALUE	TOF.	DISSIP.	VOLTAGE	DESCRIPTION	
		390pF	100		1000	222 630 03391	PHILIPS
 ฮ						NOT MARKED ON PRINTER CIRCUIT	EL CIRCUIT
	IN4740		101	IW	100	ZENER DIODE	MOTOROLA
CR2	IN5234		60 1	2 ,	Y.		

(1) FOR ADDED CLARITY, "IC" IS NOT DR. PRINTED CIRCUIT BOARDS
(2) OR COUIVALENT

₹

NB5

C D™6 D™6 D™6

MVILLERET

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES EQUIPE MODULATION DELTA

COMPRESSOR

DESIGNER JC. DOMIEN

T				-		-				 	 	 	 	
DESCRIPTION	PHILIPS					YPE 25 PHILIPS								
	279 AH C3 K9		279 AH CI K	279 AM C3 Kg	22630 03 471	REON DEP			Ņ					
	930	VE 9	630	53V	100V	250V			•					
						250mW	•							
	+24	+24	+28	+24	1104	23								
	3.9nf	3.9n£	Inf	3.9nf	470p£	240a	2408	1000	2400					
INC														
-	5	ن ،	7 5	٠,٠	ď	` ~	, _"	·						

2. NC 7460 P NC 7460 P NC 7460 P NC 7460 P NC 7473 P NC 7473 P NC 7479 P NC 7470 P	2. MC 7460 P MC 7404 P MC 7404 P MC 740 P MC 7402 P MC 7402 P MC 7409 P	2. MC 7460 P MC 7404 P MC 7404 P MC 740 P MC 7402 P MC 7402 P MC 7403 P MC 7403 P MC 7403 P MC 7404 P MC 7404 P MC 7404 P MC 7404 P MC 7402 P MC 7403 P MC 7402 P MC 7403 P MC 7402 P MC 7403 P	2. MC 7400 P MC 7401 P MC 7400 P MC 7409 P MC 7405	2. MC 7440 P MC 740 P MC	2. MC 7440 P MC 740 P MC	2. MC 7440 P MC 740 P MC	2. MC 7440 P MC 740 P MC	2. MC 7440 P MC 740 P	2. MC 7400 P MC 7404 P MC 7404 P MC 7404 P MC 7409 P MC 7404 P MC 7402 P MC 7404 P MC 7405 P MC 7405 P MC 7409 P MC 7405 P MC 7409 P MC 7408 P MC 7408 P MC 7409 P MC	NUMBER(!)	TYPE (2)	DESCRIPTION
MC 7404 P MC 7400 P MC 7400 P MC 7410 P MC 7413 P MC 7413 P MC 7413 P MC 7419 P MC 7400 P	MC 7404 P MC 7400 P MC 7400 P MC 7410 P MC 7413 P MC 7410 P MC 7400 P	MC 7404 P MC 7400 P MC 7400 P MC 7410 P MC 7413 P MC 7410 P MC 741	MC 7404 P MC 7406 P MC 7400 P MC 7479 P MC 747	MC 7404 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7409 P MC 7400 P MC 740	MC 7404 P MC 7406 P MC 7400 P MC 7479 P MC 7479 P MC 7479 P MC 7479 P MC 7470 P MC 747	MC 7404 P MC 7400 P MC 7400 P MC 7402 P MC 7405 P MC 7406 P MC 740	MC 7404 P MC 7400 P MC 7400 P MC 7410 P MC 741	MC 7404 P MC 7400 P MC 7400 P MC 7410 P MC 741	MC 7404 P MC 7400 P MC 7400 P MC 7402 P MC 7400 P MC 740	IC 2.	MC 7486 P	4x2 IMPUTS NAND GATES
HIC 7400 P HIC 7400 P HIC 7473 P	HIC 7400 P HIC 7400 P HIC 7473 P HIC 7474 P HIC 7479 P	HIC 7400 P HIC 7480 P HIC 7480 P HIC 7473 P HIC 7473 P HIC 7473 P HIC 7479 P HIC 7479 P HIC 7479 P HIC 7479 P HIC 7400 P HIC 7400 P HIC 7405 P	HIC 7400 P HIC 7480 P HIC 7480 P HIC 7473 P HIC 7473 P HIC 7473 P HIC 7473 P HIC 7479 P HIC 7470 P HIC 7479 P HIC 7470 P HIC 7475 P	HIC 7400 P HIC 7480 P HIC 7480 P HIC 7473 P HIC 7473 P HIC 7472 P HIC 7479 P HIC 7400 P HIC 7400 P HIC 7402 P HIC 7402 P HIC 7402 P HIC 7405 P	HIC 7400 P HIC 7480 P HIC 7480 P HIC 7473 P HIC 7473 P HIC 7473 P HIC 7473 P HIC 7479 P HIC 7479 P HIC 7400 P HIC 7400 P HIC 7400 P HIC 7400 P HIC 7405 P	HIC 7400 P HIC 7400 P HIC 7400 P HIC 7402 P HIC 7402 P HIC 7402 P HIC 7402 P HIC 7400 P HIC 7400 P HIC 7400 P HIC 7405 P HIC 7400 P HIC 7405 P	HIC 7400 P HIC 7400 P HIC 7400 P HIC 7402 P HIC 7405 P HIC 7406 P HIC 7405 P HIC 7406 P	HIC 7400 P HIC 7400 P HIC 7400 P HIC 7402 P HIC 7406 P	HG 7400 P HG 7400 P HG 7402 P	IC 3	MC 7404 P	HEX INVENTERS
MC 7480 P MC 7402 P MC 7404 P MC 7400 P MC 7400 P MC 7402 P MC 740	MC 7480 P MC 7402 P MC 7403 P MC 7403 P MC 7403 P MC 7404 P MC 7405 P MC 7404 P MC 7405 P MC 7400 P MC 7402 P MC 7400 P MC 7405 P MC 740	MC 7480 P MC 7402 P MC 7403 P MC 7404 P MC 7403 P MC 7404 P MC 7405 P MC 740	MC 7480 P MC 7402 P MC 7402 P MC 7404 P MC 7404 P MC 7404 P MC 7409 P	MC 7480 P MC 7480 P MC 7479 P MC 7470 P MC 7479 P MC 7470 P MC 7479 P MC 7470 P	MC 7480 P MC 7480 P MC 7480 P MC 7479 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7405 P MC 7405 P MC 7406 P	MC 7480 P MC 7402 P MC 7405 P MC 7406 P	MC 7480 P MC 7402 P MC 7403 P MC 7404 P MC 7405 P MC 7406 P	7 7419 P	MC 7440 P P P P P P P P P P P P P P P P P P	1 C 4	MC 7400 P	4x2 INPUTS NAMD GA
MC 7479 P MC 7402 P MC 7402 P MC 7400 P MC 7400 P MC 7402 P	MC 7479 P MC 7402 P MC 7402 P MC 7400 P MC 7402 P	MC 7479 P MC 7409 P MC 7409 P MC 7409 P MC 7400 P MC 7409 P MC 7400 P MC 7405 P MC 740	MC 7479 P MC 7409 P MC 740	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7402 P MC 7400 P MC 740	MC 7479 P MC 7402 P MC 7409 P MC 7400 P MC 740	MC 7479 P MC 7402 P MC 7409 P MC 7400 P MC 740	MC 7479 P MC 7402 P MC 7400 P MC 740	6 0 1	MC 7480 P	GATED FULL ADDER
MC 7479 P MC 7402 P MC 7404 P MC 7409 P MC 7409 P MC 7402 P	MC 7479 P MC 7402 P MC 7404 P MC 7400 P MC 7402 P	MC 7479 P MC 7409 P MC 7409 P MC 7400 P MC 740	MC 7479 P MC 7409 P MC 740	MC 7479 P MC 7402 P MC 7404 P MC 7409 P MC 7409 P MC 7409 P MC 7400 P MC 7402 P MC 740	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7402 P MC 7404 P MC 7409 P MC 7400 P MC 740	MC 7479 P MC 7402 P MC 7404 P MC 7409 P MC 7400 P MC 740	MC 7479 P MC 7402 P MC 7404 P MC 7409 P MC 7400 P MC 740	MC 7479 P MC 7402 P MC 7400 P MC 740	201	AC 7423 B	Ditat. J. V PLIP-PLOP
MC 7479 P MC 7402 P MC 7402 P MC 7406 P MC 7402 P MC 7403 P	MC 7479 P MC 7402 P MC 7408 P MC 7409 P MC 7402 P	MC 7479 P MC 7402 P MC 7402 P MC 7408 P MC 7409 P	MC 7479 P MC 7402 P MC 7402 P MC 7400 P	MC 7479 P MC 7402 P MC 7402 P MC 7409 P MC 7479 P MC 7479 P MC 7470 P	MC 7479 P MC 7402 P MC 7402 P MC 7409 P MC 7479 P MC 7479 P MC 7470 P	MC 7479 P MC 7402 P MC 7402 P MC 7409 P MC 7479 P MC 7479 P MC 7470 P	MC 7479 P MC 7402 P MC 7402 P MC 7409 P MC 7409 P MC 7409 P MC 7409 P MC 7400 P	MC 7479 P MC 7402 P MC 7402 P MC 7409 P MC 7409 P MC 7409 P MC 7400 P	MC 7479 P MC 7402 P MC 7409 P MC 7409 P MC 7409 P MC 7409 P MC 7400 P	901		
MC 7402 P MC 7408 P MC 7402 P	MC 7402 P MC 7408 P	MC 7402 P MC 7408 P MC 7409 P	MC 7402 P MC 7402 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7402 P MC 7402 P MC 7409 P MC 7419 P MC 7410 P MC 7410 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7402 P MC 7402 P MC 7419 P MC 7410 P	MC 7402 P MC 7402 P MC 7409 P MC 7419 P MC 7410 P	MC 7402 P MC 7402 P MC 7409 P MC 7409 P MC 7409 P MC 7409 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7402 P MC 7402 P MC 7409 P MC 7409 P MC 7409 P MC 7400 P	MC 7402 P MC 7402 P MC 7409 P MC 7409 P MC 7409 P MC 7409 P MC 7400 P	109	NC 7479 P	DOME D FLIP FLOP
MC 7402 P NC 7400 P NC 7402 P	MC 7402 P NC 7400 P NC 7400 P NC 7404 P NC 7409 P NC 7402 P NC 7402 P NC 7402 P	MC 7402 P NC 7400 P	MC 7402 P NC 7400 P	MC 7402 P NC 7400 P NC 7400 P NC 7419 P NC 7410 P	MC 7402 P NC 7400 P	MC 7402 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7403 P	MC 7402 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7400 P	MC 7402 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7400 P	MC 7402 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P	I C 10		
MC 7479 P NC 7400 P NC 7419 P NC 7419 P NC 7419 P NC 7410 P NC 7400 P	MC 7479 P NC 7400 P NC 7419 P NC 7419 P NC 7419 P NC 7410 P NC 7402 P NC 7402 P NC 7402 P	MC 7479 P MC 7400 P MC 7400 P MC 7400 P MC 7419 P MC 7419 P MC 7410 P MC 741	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7400 P MC 740	MC 7479 P MC 7400 P MC 740	ICH	MC 7462 P	4x2 INPUTS NOR GATES
MC 7400 P MC 7419 P MC 7419 P MC 7419 P MC 7410 P	MC 7400 P	MC 7400 P MC 7439 P MC 7432 P MC 7432 P MC 7432 P	MC 7400 P MC 7439 P MC 7430 P MC 743	MC 7400 P MC 7419 P MC 7419 P MC 7400 P	MC 7400 P MC 7419 P MC 7419 P MC 7400 P	MC 7400 P MC 7419 P MC 7404 P MC 7419 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7419 P MC 7404 P MC 7419 P MC 7402 P MC 7403 P MC 740	MC 7400 P MC 7419 P MC 7404 P MC 7419 P MC 7402 P MC 7403 P MC 740	MC 7400 P MC 7419 P MC 7404 P MC 7400 P	I C 12	MC 7479 P	DOAL D FLIP FLOP
MC 7404 P MC 7419 P MC 7419 P MC 7410 P	MC 7404 P MC 7479 P MC 7409 P MC 7400 P MC 7402 P	MC 7404 P MC 7479 P MC 7480 P MC 7409 P MC 7402 P	MC 7404 P MC 7479 P MC 7480 P MC 7480 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7435 P MC 7435 P MC 7405 P MC 7400 P MC 740	MC 7404 P MC 7435 P MC 7495 P MC 7400 P MC 740	MC 7404 P MC 7435 P MC 7405 P MC 7405 P MC 7402 P MC 7403 P MC 740	MC 7404 P MC 7435 P MC 7409 P MC 7402 P MC 7403 P MC 740	MC 7404 P MC 7435 P MC 7400 P MC 7402 P MC 7403 P MC 740	MC 7404 P MC 7435 P MC 7409 P MC 7402 P MC 7403 P MC 740	IC 13	MC 7400 P	4x2 INPUTS NAND GATES
MC 7404 P MC 7419 P MC 7410 P	MC 7404 P MC 7479 P MC 7480 P MC 7482 P MC 7482 P MC 7482 P	MC 7404 P MC 7435 P MC 7404 P MC 7408 P MC 7408 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7479 P MC 7495 P MC 7409 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7479 P MC 7480 P MC 7480 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P MC 7405 P	MC 7404 P MC 7479 P MC 7495 P MC 7409 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7419 P MC 7419 P MC 7410 P MC 7402 P	MC 7404 P MC 7419 P MC 7409 P MC 7400 P MC 7400 P MC 7402 P MC 7403 P	MC 7404 P MC 7419 P MC 7406 P MC 7408 P MC 7402 P MC 7403 P	MC 7404 P MC 7419 P MC 7409 P MC 7402 P MC 7403 P	# DI		
MC 7404 P MC 7419 P MC 7419 P MC 7419 P MC 7410 P MC 741	MC 7404 P MC 7439 P MC 7409 P MC 7400 P MC 7402 P	MC 7404 P MC 7479 P MC 7479 P MC 7479 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7439 P MC 7439 P MC 7409 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7419 P MC 7419 P MC 7419 P MC 7419 P MC 7410 P	MC 7404 P MC 7439 P MC 7439 P MC 7409 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7495 P MC 7495 P MC 7404 P MC 7402 P MC 7405 P	MC 7404 P MC 7439 P MC 7439 P MC 7404 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7479 P MC 7495 P MC 7409 P MC 7402 P	MC 7404 P MC 7439 P MC 7439 P MC 7409 P MC 7402 P	IC 15		
MC 7479 P MC 7490 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P	MC 7479 P MC 7490 P MC 7479 P MC 7400 P	MC 7479 P MC 7490 P MC 7479 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P	HC 7479 P HC 7480 P HC 7480 P HC 7479 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	MC 7495 P MC 7480 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7495 P MC 7480 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7495 P MC 7495 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7495 P MC 7495 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7435 P MC 7486 P MC 7480 P MC 7400 P MC 7402 P MC 7403 P MC 740	MC 7435 P MC 7480 P MC 7400 P MC 7402 P	91 0 1	MC 7404 P	HEX INVERTERS
MC 7439 P MC 7496 P MC 7479 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7439 P MC 7496 P MC 7419 P MC 7402 P MC 7402 P MC 7402 P	MC 7429 P MC 7495 P MC 7419 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7429 P MC 7496 P MC 7419 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7439 P MC 7480 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7435 P MC 7485 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7409 P MC 7402 P	MC 7409 P MC 7408 P MC 7402 P	MC 7439 P MC 7480 P MC 7404 P MC 7402 P	MC 7409 P MC 7402 P	£ 13		
MC 7495 P MC 7410 P MC 7410 P MC 7410 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7495 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7495 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7495 P MC 7408 P MC 7409 P MC 7409 P MC 7409 P MC 7408 P MC 7402 P MC 7405 P MC 740	MC 7495 P MC 7479 P MC 7479 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P	MC 7495 P MC 7479 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7495 P MC 7479 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7495 P MC 7479 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P	MC 7495 P MC 7479 P MC 7479 P MC 7400 P MC 7402 P MC 7402 P	MC 7495 P MC 7479 P MC 7402 P MC 7402 P MC 7402 P	9 0	MC 7479 P	DOME D FLIP FLOP
MC 7400 P MC 7479 P MC 7404 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7479 P MC 7404 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	HC 7480 P HC 7479 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	HC 7480 P HC 7479 P HC 7404 P HC 7400 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	HC 7480 P HC 7479 P HC 7400 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	HC 7480 P HC 7479 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	HC 7480 P HC 7479 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	HC 7480 P HC 7479 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	HC 7480 P HC 7479 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	HC 7480 P HC 7479 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	64 2 3		4 BITS SHIFT REGISTER
MC 7400 P MC 7479 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7479 P MC 7402 P MC 7403 P	HC 7409 P HC 7404 P HC 7408 P HC 7409 P HC 7402 P HC 7405 P HC 740	HC 7409 P HC 7479 P HC 7479 P HC 7400 P HC 7400 P HC 7402 P HC 7402 P	MC 7440 P MC 7479 P MC 7400 P	HC 7409 P HC 7479 P HC 7400 P HC 7402 P HC 7402 P HC 7402 P HC 7402 P	MC 7440 P MC 7479 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	HC 7409 P HC 7479 P HC 7400 P HC 7400 P HC 7400 P HC 7400 P HC 7400 P	MC 7440 P HC 7479 P HC 7479 P HC 7400 P HC 7400 P HC 7402 P HC 7402 P	HC 7409 P HC 7409 P HC 7400 P HC 7400 P HC 7400 P HC 7400 P HC 7402 P	C 20		
MC 7479 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	HC 7479 P HC 7402 P HC 7403 P	HC 7479 P HC 7402 P	HC 7479 P HC 7404 P HC 7409 P HC 7402 P	MC 7479 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7405 P	MC 7479 P MC 7409 P MC 7402 P MC 7403 P MC 740	MC 7479 P MC 7400 P MC 7402 P MC 7405 P MC 7495 P	MC 7479 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7405 P MC 7405 P	MC 7479 P NC 7400 P NC 7405 P NC 7495 P NC 7495 P	HC 7479 P HC 7409 P HC 7400 P HC 7402 P HC 7405 P	IC 21	NC 7480 P	GATED FULL ADDER
MC 7404 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	HC 7404 P HC 7479 P HC 7400 P HC 7402 P HC 7402 P HC 7402 P	HC 7404 P HC 7479 P HC 7400 P HC 7402 P HC 7402 P HC 7402 P	HC 7404 P HC 7479 P HC 7400 P HC 7400 P HC 7402 P HC 7402 P	HC 7404 P HC 7409 P HC 7400 P HC 7402 P HC 7402 P HC 7495 P	HC 7404 P HC 7409 P HC 7400 P HC 7402 P HC 7402 P HC 7495 P	HC 7404 P HC 7409 P HC 7400 P HC 7402 P HC 7402 P HC 7495 P	HC 7404 P HC 7409 P HC 7400 P HC 7402 P HC 7402 P HC 7495 P	HC 7404 P HC 7409 P HC 7400 P HC 7400 P HC 7402 P HC 7495 P	HC 7404 P HC 7409 P HC 7400 P HC 7400 P HC 7402 P HC 7495 P	I C 22	MC 7479 P	DOAL D FLIP FLOP
MC 7404 P MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7404 P MC 7409 P MC 7402 P	MC 7404 P MC 7409 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P	MC 7404 P MC 7479 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7495 P	MC 7404 P MC 7409 P MC 7400 P MC 7402 P MC 7403 P MC 740	MC 7404 P MC 7409 P MC 7400 P MC 7402 P MC 7403 P MC 740	MC 7404 P MC 7409 P MC 7400 P MC 7402 P	MC 7404 P MC 7479 P MC 7402 P	MC 7404 P MC 7479 P MC 7408 P	MC 7404 P MC 7479 P MC 7408 P	I C 23		
MC 7479 P NC 7402 P NC 7402 P NC 7402 P MC 7402 P	MC 7479 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7479 P MC 7402 P MC 7402 P MC 7402 P	MC 7479 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 2479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 2479 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 2479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7495 P	MC 2479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7495 P	MC 2479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 2479 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	I C 24	MC 7464 P	HEX INVERTERS
MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P	MC 7409 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7409 P MC 7400 P MC 7402 P MC 7402 P MC 7403 P	MC 7409 P MC 7402 P MC 7402 P MC 7402 P MC 7403 P	MC 7479 P MC 7400 P MC 7402 P MC 7403 P MC 7403 P	MC 7479 P MC 7400 P MC 7402 P MC 7403 P MC 7403 P	MC 7479 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7403 P MC 7403 P	MC 7479 P MC 7400 P MC 7400 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7403 P MC 7403 P	MC 7479 P MC 7400 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7403 P MC 7403 P	MC 7479 P MC 7400 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7402 P MC 7403 P	EC 25		
MC 7400 P MC 7402 P MC 7400 P MC 7402 P MC 7402 P	MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7402 P MC 7402 P MC 7495 P	MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7402 P MC 7402 P MC 7402 P	MC 7400 P MC 7402 P MC 7402 P MC 7402 P	1 C 26	MC 7479 P	DOME D FLIP FLOP
NC 7402 P NC 7400 P NC 7402 P NC 7495 P	MC 7402 P MC 7402 P MC 7402 P	MC 7402 P MC 7402 P MC 7402 P	MC 7402 P MC 7402 P MC 7403 P	MC 7402 P MC 7402 P MC 7403 P	MC 7402 P MC 7402 P MC 7495 P	MC 7402 P MC 7402 P MC 7495 P	MC 7402 P MC 7402 P MC 7405 P MC 740	MC 7402 P MC 7402 P MC 7495 P	MC 7402 P MC 7402 P MC 7495 P MC 749	I C 27	MC 7400 P	4x2 INPUTS NAND GATES
MC 7400 P MC 7402 P MC 7495 P	MC 7402 P	NC 7400 P NC 7402 P NC 7495 P	NC 7400 P NC 7402 P NC 7495 P	NC 7400 P NC 7402 P NC 7495 P	MC 7402 P MC 7403 P	MC 7405 P MC 7405 P	MC 7402 P MC 7405 P	MC 7402 P MC 7405 P	MC 7400 P MC 7402 P MC 7495 P	E C 28	MC 7402 P	4x2 INPUTS NOR GATES
MC 7402 P	MC 7402 P MC 7495 P	MC 7402 P	MC 7402 P	MC 7495 P	MC 7402 P	MC 7402 P	MC 7402 P	MC 7402 P	MC 7402 P	62 3 1		4x2 INPUTS NAND GATES
MC 7495 P	MC 7495 P	MC 7495 P	NC 7495 P	MC 7495 P	MC 7495 P	MC 7495 P	W	A	A	I C 30		4x2 INPUTS NOR GATES
										I C 31		4 bits SHIFT REGISTE
			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	10 33 10 38 10 38 10 40 10 40	1 0 3 8 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	10 39 10 40 10 40	10 40	I C 4		I C 45		

(I) TOR BORDOG CLANITY "IC" IS NOT DRAWN ON ELECTRICAL DRAWINESS AND PRINTED CIRCUIT BORNOS.

(2) OR EQUIVALENT

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES EQUIPE MODULATION DELTA

N 87 1/1

O 32

A-PCM

M.VILLERET

RECTIFIER

N. FORGET ****

						-			 _	 		 			 	 				····						NOOK	OUEES	ELIA
DESCRIPTION																										UNIVERSITE DE SHERBROOKE	SCIEN	EQUIPE MODULATION DELIA
VOLTAGE			•																			<u>-</u>				7	5 " (בי בי
DISSIP.									ì					Ĭ					Ī	Ī							LOW PASS	FILTER
TOL.																										3970	LOW	u.
VALUE																											N. FORGET	9
								i																		#3#9#E3G	Ş.	APPROVED
NOME EN													-						_				_					
NOTE OF THE PERSON OF THE PERS	4 WIDE 2 INPUT AND OR INVERT GATE	4 BITS SHIFT REGISTER			GATED FULL ADJER	4 WIDE 2 INPUT AND OR INVERT GATE	4 BITS SHIFT REGISTER									DUAL D PLIF FLOR	GATED FULL ADDER	MINE D PLITE PLAD	HEX INVENTERS	4x2 IMPUT NAND GATE	GATED FULL ADDER	DUAL D FLIP FLOP					R ON ELECTRICAL DRAWINGS ARD	
	MC 7454 P 4 WIDE 2 INPUT AND OR INVERT GATE				MC 7480 P GATED FULL ADJER	MC 7454 P 4 MIDE 2 INPUT AND OR INVERT GATE										MC 7479 P DUAL D PLIF FLOR	MC 7480 P GATED FULL ADDER	OATS OF SELECT			-	MC 7479 P DUAL D FLIP FLOP					(1) FOR ABBED CLASITY "CC" IS NOT ORAUR ON ELECTRICAL SPANINGS ARE PRINTED CLACUIT GOARDS	(8) OR EBUTALENT

2	
4	
DESCRIPTION	
8	
-	
VOLTAGE	
5	
<u>a</u>	
DISSIP.	
TOL.	
۲	
E	
VALUE	
^	
141	
TYPE	
BER	
NUMBER	
-	

UNIVERSITE DE SHERBROOKT	FACULTE DES SCIENCES APPLIQUEES	EQUIPE MODULATION DELIA	/I NB9 1/
NAWE	DELTA	COUNTER	
OE2.64E#	N FORGET	APPHOVED	T PRET

ICI		
IC 2	MC 7495 P	BITS SHIPT REGI
IC 3		
IC 4		
IC S	MC 7495 P	IFT REGIS
ICE		
IC 7		
ICB		
1 C 9		
I C 10		
11011		
I C 12		
IC 13		
I C 14		
IC 15		
I C 16		
I C 17		
I C IB		
EC 19		
I C 20		
IC 21		
I C 22		
I C 23		
IC 24		
I C 25	MC 7402 P	4x2 INPUT NOR GATE
I C 26		
I C 27	MC 7402 P	4x2 INPUT NOR GATE
I C 28		
I C 29		
I C 30		
IC 31		
I C 32		
I C 33		
IC 34		
I C 35		
IC 36		
IC 37	MC 7495 P	4 BITS SHIFT REGISTER
I C 38		
I C 39		
I C 40	MC 7495 P	PT REGIS
IC 41		

Seerce Proges DEC																													SHEBBROOKE	SCIE	EQUIPE MODULATION DELTA
SECURIC NEW N. FORGET N. VILLEGED																														ITAL CVSD	ODER 16 KHZ
																													BASE	DiG	DEC
																													5	ORGET	1460
																													066161	ż	1
	IP TION	UT NOR GATE	S SHIFT REGISTER	I D FLIP FLOP	HITS SHIFT REGISTER		4x2 INPUT NAMD GATE	4 BITS SHIFT RECISTER	4x2 INPUT NAND GATE	HEX INVERTER	GATED FULL ADDER	A BITS SHIFT REGISTER			GATED FULL ADDER	4x2 INPUT NOR GATE	HEX INVERTER	GATED FULL ADDER	HZZ INVENTER	DUAL D FLIP FLOP	4 BITS SHIFT REGISTER	4x2 INPUT NAND GATE	DUAL D FLIP FLOP		DUAL D FLIP FLOP	DONE OF PLIP PLOP	4 BITS SHIFT REGISTER				rs on ELECTRICAL DRAWINGS AND
	TYPE (2) DESCR	MC 7402 P 4x2 INP		MC 7479 P DUA	MC 7495 P 4		MC 7400 P	MC 7495 P	MC 7400 P	MC 7404 P	MC 7480 P	MC 7495 P			MC 7480 P	MC 7402 P	MC 7404 P	MC 7480 P	- 2404 P	MC 7479 P	MC 7495 P	MC 7400 P	MC 7479 P	. 000/ 34	MC 7479 P	MC 7473 P	NC 7495 P				(1) FOR ADDED CLARITY, "IC" IS NOT D PRINTED CINCUIT GOANDS

ATTACKE OF SECULE OF SECUL	1919 1912 SILT MINITED 1912 1912 SILT MINITED 1913 1912 SILT MINITED 1913 SI	NUMBER (1)) TYPE (2)	DESCRIPTION	NOMBER	TYPE VALUE	0.00	UISSIL	400	200
OND GET THE STATE OF NAMERSHE DE	THE STATE OF	1 C 1	MC 7495 P	4 BITS SHIFT REGISTER						auction which or of
NOWERSTIE DE NAVORGET DE SECURITAL CVC	STATE OF STA	IC 2				_				
NOWERSTE DE NOUVERSITE DE NOUV	THE CASE TO BECODE 16 KHZ	IC 3					washing a spin		arana hidir i	
WINVERSITE DE NORGET DIGITAL OVED FAQUITE DE SESSORE	THE CASE TO DECODE R 16KHZ	104	2	g g				- Angle Angl	tuding to City	
ACTIVITY AND DE NATIONAL OVED FACULTE DE SACULE DES SOCIET	THE CASE TO THE CASE TO THE CONTROL OF THE CASE SECRET TO THE CASE SEC	IC S				*********	in			PROMINGALIN
GETTARE ANT UNIVERSITE DE NOORGET DIGITAL CVSD FAQUITE DES SCREE	TATION TO THE CASE TO THE CASE TO THE STATE DE SCHE MODULE.	9 0 I								
NEGRET AND RET DIGITAL OVED FACULTE DE	TATOMER IN TORRET DE FOUNTERSITE DE NEGATION DE COUNTERSITE DE NEGATION DE SOUR MODULE.	101						business.		
WINVERSITE DE SOUR	NEGRET OF FOUNDERSITE OF STAGES SUCK SOUND FROM DEL	I C 8								
PROBLET DIGITAL CVED FACULTE DE SCIEN	EQUIPE MODULA N. PORGET PORGET N. PORGET N. PORGET PORGET N. PORGET PORGET N. PORGET	IC 9	MC 7480 P	GATED FULL ADDER						
PRINTER IN FORCET DIGITAL CVED FACULTE DES SCIEN	NIVERSITE DE NITORET DIGITAL CVED FACULTE BE SUCK NOTICE BOUIDE MODULA FORMER	I C 10	MC 7479 P	DUAL D FLIP FLOP						
WINVERSITE DE ARUNE CVSD FACULE DE NFORGET DIGITAL CVSD FACULE DE	PEGUINE NFORGET NFO	ICH	MC 7480 P	CATED FULL ADDER						
DIGITAL CVSD FACULE DE	DECODER 16 KHZ	I C 12	•	e .						
PERMITE NAME N. FORGET DIGITAL CVSD FACULTE DE	PEOUDE NOUNLY ESSITE DE STORE SOUPE MODULE.	I C 13	MC 7479 P	DUAL D FLIP FLOP						
PERMITE NAME N. FORGET DIGITAL CVSD FACULTE DE	STOREET NAME STOREET NAME STOREET STORE STOREET STORE	4 !	HC 7480 P	GATED FULL ADDER						
PRINTER NEDGET DIGITAL CVSD FACULTE DE	PERIORE AND DECODER 16 KHZ	1013								
DIGITAL CVSD FACULTE DE	PERMITE **FORGET DIGITAL CVSD FAULT DE SCRE **FORGET DIGITAL CVSD FAULT DIGITAL CVSD FAULT DE SCRE **FORGET DIGITAL CVSD FAULT DIGITAL CV	9 J								
PRESIDE NO PER SOLA	STANDER IS HER STEEL ONLINERSITE DE STANDER 16 KHZ **********************************	IC 17						_		
PERSONAL CASE FACULTE DE SOUR	SELECTE DIGITAL CVSD FACULTE DES SCIENTE DE FOUIPE MONDLE. SE AND SELECTE DIGITAL CVSD FACULTE DES SCIENTE MONDLE. FOUIPE M	I C 10								
DISTINAL CVSD FACULTE DE	STAND ST	I C 19								***************************************
DESIGNATE N. FOR GET DIGITAL CVSD FACULTE DES SCIÉN	DESTRICTE N. FOR GET N. FOR	1 C 20								
PERSONAL CASE FACULTE DES SCIEN	SS AND SS AND DECODER 16 KHZ C C C C	IC 21								
DIGITAL CVSD FACULTE DES SCIÉN	DESIDER NAME N. FOR GET N. FOR GET DIGITAL APPROVED FACULTE DE ROUIPE MODULA COURT CO	IC 22								
DIGITAL CVSD FACULTE DES SCIÉN	SS AND SS AND	I C 23	NC 7479 P	DUAL D FLIP FLOP						
DIGITAL CVSD FACULTE DES SCIÉN	SS AND SS AND	I C 24		CATED FULL ADDER						
DIGITAL CVSD FACULTE DES SCIÉN	SS AND SS AND	I C 25	MC 7480 P	GATED FULL ADDER						
DIGITAL CVSD FACULTE DES SCIÉN	SS AND SS AND	I C 26	MC 7400 P	4x2 INPUT NAND GATE			_			
DIGITAL CVSD FACULTE DES SCIÉN	SS AND SS AND	I C 27	MC 7404 P	HEX INVERTER						
DIGITAL CVSD FACULTE DES SCIÉN	SS AND SS AND	I C 28	MC 7480 P	GATED FULL ADDER						
DIGITAL CVSD FACULTE DES SCIÉN	SS AND SS AND	I C 29								free b
PERSONER NAME NFORGET DIGITAL CVSD FACULTE DES SCHEN	SS AND SS AND	I C 30	MC 7480 P	GATED FULL ADDER						
PERSONER NAME N FOR GET DIGITAL CVSD FACULTE DES SCHEN	SS AND SS AND	I C 31	HC 7400 P	4x2 INPUT NAND GATE						
PERSONER AND CVSD FACULTE DES SCHEN	SS AND SS AND	I C 32	MC 7479 P	DOAL D FLIP FLOP						
PERSONER NAME N FOR GET DIGITAL CVSD FACULTE DES SCHEN	SS AND SS AND	I C 33	MC 7480 P	GATED FULL ADDER						
DIGITAL CVSD FACULTE DES SCIEN	SS AND SS AND	I C 34	NC 7479 P	DUAL D FLIP FLOP					. retremb	
DIGITAL CVSD FACULTE DES SCIEN	SS AND SS AND	I C 35	MC 7400 P	4x2 INPUT NAND GATE						
PERSONER NAME NFORGET DIGITAL CVSD FACULTE DES SCIEN	SS AND SS AND	I C 36								
DESIGNER AND CVSD FACULTE DES SCHEN	SS AND SS AND	I C 37	MC 7402 P	AXZ INPUT NOR GAIL						
DESIGNAL NOTES OF SECULT OF SECULT OF SECULT.	SS AND SS AND	I C 38	MC 7479 P	DUAL D FLIP FLOP						
NFORGET DIGITAL CVSD FACULE DE	SS AND SS AND	I C 39	MC 7480 P	GATED FULL ADDER						
NEGICAL CVSD FACULTE DES SCIEN	SS AND SS AND	1 C 40								
N FORGET DIGITAL CVSD FACULTE DES SCIEN	SS AND SS AND SS AND DECODER 16 KHZ C	I C 41	MC 7479 P	DUAL D FLIP PLOP		DEBIGNER	BAAR			4
מינו מינו	EQUIPE MOI	IC 42	MC 7480 P	GATED FULL ADDER		N FOR GF		GITAI	CVCD	S. C.
CM Hallica	APPROVED DECODER 16 KHZ	II) FOR ADDEL	CLANITY, IC. IS NOT	GRESSE ON ELECTRICAL DRAWINGS AND				2	,	2
totals 16 KH7		PRINTED C	IRCUIT BOARDS			APPROVED	Ė	CODER	16 KHZ	2
חברטטבה	- Luguri	(2) OR EQUIY	ALENT					21000	1	

DISSIP. VOLTAGE DESCRIP	LION									· vaddaler	AMERICANI		aller to see step-	, many	A-19-1 .										DE SHERBROOKE
NAMER TYPE VALUE TO. DISSIP.	DESCRIPTION																								UNIVERSITE
MUMBER TYPE VALUE TOL.	VOLTAGE						 		 																
NUMBER TYPE VALUE TO	DISSIP		. —		 		 											 			_				
AND TYPE	10L.			 			 					 _									_				
TYEEN TY	VALUE				 			 	 												_				
TE PLOP TE PLOP ATE ATE ATE 15TER 15TER	TYPE							 				 									_			l	
																			-		-				
	NUMBER	INC 7495 P 4 BITS SHIPT REGISTER		 MC 7480 P GATED FULL ADJER	MC 7480 P GATED FULL ADDER		NC 7400 P 4KZ INPUT NAND GATE	MC 7473 P DUAL TYPE JK FLIP FLOP			MC 7480 P GATED FULL ADDER	 MC 14/9 F DOAL D FLIF FLOR	DUAL TYPE JK FLII		MC 7480 P GATED PULL ADDER	7479 P	NC 7495 P 4 BITS SHIPT REGISTER			:	MC 7480 P GATED FULL ADDER	MC 7480 P GATED FULL ADDER	PLANT OF TAR PEROP		

NB14

O → PCM Bize

DESCRIPTION	
VOLTAGE	
DISSIP.	
TOL.	
VALUE	
TYPE	
NUMBER	

IC I	NC 7495 P	4 BITS SHIFT REGISTER
IC 2		
IC 3	MC 7480 P	GATED FULL ADDER
IC 4	MC 7495 P	4 BITS SHIFT REGISTER
IC S		
ICE		
IC 7		
108		
109	MC 7400 P	4x2 INPUT NAND GATE
I C 10	MC 7495 P	4 DITS SHIFT REGISTER
ICH	MC 7479 P	DUAL D FLIP FLOP
I C 12	MC 7480 P	CATED FULL ADDER
IC 13		DUAL D FLIP FLOP
ICH	MC 7480 P	GATED FULL ADDER
I C 15	MC 7404 P	HEX INVERTER
I C 16	MC 7402 P	4x2 INPUT NOR GATE
ICH	MC 7480 P	GATED FULL ADDER
IC 10	MC 7404 P	HEX INVERTER
I C 19	MC 7400 P	4x2 INPUT NAND GATE
I C 20	MC 7495 P	4 BITS SHIET AGTISTER
IC 21		
I C 22	MC 7400 P	4x2 INPUT NAND GATE
I C 23	NC 7479 P	DUAL D FLIP FLOP
I C 24	MC 7480 P	GATED FULL ADDER
I C 25	MC 7495 P	4 BITS SHIFT REGISTER
I C 26		
IC 27	MC 7404 P	HEX INVERTER
I C 28		
I C 29		
I C 30		
IC3I	MC 7480 P	GATED FULL ADDER
I C 32	3 6787 DM	DUAL D FLIP FLOP
I C 33	MC 7480 P	GATED FULL ADDER
IC 34	MC 7400 P	4x2 INPUT NAND GATE
I C 35	MC 7480 P	GATED FULL ADDER
I C 36		
I C 37		
I C 38		
I C 39	HC 7400 P	GATED FULL ADDER
I C 40	MC 7479 P	DUAL D FLIP FLOP
I C 41	MC 7480 P	GATED FULL ADDER

PRINTED CINCUIT SDARDS

35

NB13

D - PCM SIZE

DECODER 192 KHZ

MVILLERET

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUÉES EQUIPE MODULATION DELTA

CVSD

DIGITAL

JL GERARD

NUMBER (1)	TYPE (2)	DESCRIPTION 4 BITS SHIET REGISTER	AUROER TYPE	AALUE VALUE	2			
10.2								
IC 3								
10 4								
n 40	•							
101								
ICB								
6 0 I								
1010								
1011								
I C 13								
I C 14	MC 7495 P	4 BITS SHIFT REGISTER						
101	MC /4/9 P	CATEN FULL ADDER						
e t								
101	74.	DUAL D FLIP FLOP						
9 0	MC 7404 P	HEX INVERTER						
10.20	MC 7479 P	DUAL D FLIP FLDP						
10.21	MC 7473 P	DUAL JE FLIP FLOP						
I C 22								
I C 23					- N			
I C 24								
I C 52								
I C 26								
10.00								
1 2 29	MC 7402 P	4x2 INPUT NDR GATE						
1030	MC 7400 P	4x2 INPUT NAME GATE						
I C 31	,	,						
I C 32	MC 7480 P	TED FLL						
I C 33	,	.						
I C 34	MC 7479 P	DUAL D FLIP FLOP						
I C 35	MC 7480 P	GATED FULL A DEF	_	_	-	_		
I C 36								
I C 37								
1038	g, ay lakany h. Ar							
66 0 1								
1 C 40				DESIGNER	NAME.			INIVERSITE DE SHERBROOKE
I C 41				N FORGET		DIGITAL	CVSD	FACULTE DES SCIENCES APPLIQUEES
IC 45	3	I C 42						
1) FOR BOD	FOR ADDED CLARITY IC 15 40 PR MATER CINCUIT BOARDS			APPROVED	_	DECODER	R 16KHZ	0

1	
DESCRIPTION	
VOLTAGE	
DISSIP.	
TOL.	
VALUE	
TYPE	
NUMBER	

	(2) 3411	
IC 1	MC 7480 P	GATED FULL ADDER
102	MC 7479 P	DUAL D FLIP FLOP
103	MC 7495 P	4 BITS SRIFT REGISTER
IC 4		
105	*	
ICE		
IC?		
ICB	MC 7400 P	4x2 INPUT NAND GATE
1 C 9	MC 7480 P	GATED FULL ADDER
ICIO	MC 7404 P	BEN INVERTER
ICH	MC 7400 P	4x2 INPUT NAND GATE
I C 12	MC 7479 P	DUAL D FLIP FLOP
IC 13	MC 7480 P	GATED FULL ADDER
I C 14		
I C 15	MC 7402 P	4x2 INPUT NCR GATE
I C 16	MC 7479 P	DUAL D FLIP FLOP
I C 17		
I C 10		
I C 19	MC 7480 P	GATED FULL ADDER
I C 20		
I C 21	10.	
I C 22	MC 7402 P	4x2 INPUT NOR GAIE
I C 23	MC 7480 P	GATED FULL ADDER
I C 24	MC 7479 P	DUAL D FLIP FLOP
I C 25	MC 7480 P	GATED FULL ADDER
I C 26	MC 7404 P	HEX INVERTER
I C 27		
I C 28		
I C 29	MC 7400 P	4x2 INPUT NAND GATE
I C 30	мс 7479 Р	DUAL D FLIP FLOP
IC 31	MC 7495 P	4 BIT SHIFT REGISTER
I C 32		
I C 33		
IC 34		
I C 35		
1 C 36	MC 7402 P	4x2 INPUT NOR GATE
I C 37	FC 7480 P	GATED FULL ADDER
I C 38		
I C 39		
I C 46		
I C 41		

(1) FOR ADDED CLARITY TO STANDS PRINTED CIRCUIT BOARDS
(2) OR EQUIVALENT

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES EQUIPE MODULATION DELTA

NB 15 DRAWING NO

S S S S

A - PCM 192 KHZ CVSD

DECODER DIGITAL

MVILLERET

DE. GERARD

TYPE (2) DESCRIPTION	MC 7495 P 4 BITS SHIFT REGISTER					MC 7400 P 4	MC 7404 P	MC 7480 P		MC 7402 P	MC 7495 P		MC 7480 P	MC 7479 P	977	MC 7404 P	MC 7400 P	MC 7479 P	MC 7480 P	NC 7479 P		MC 7400 P	MC 7495 P				MC 7480 P	NC 7479 P	MC 7480 P		FOR ADDED CLARITY, IC' IS NOT DRAWN PRINTED CIRCUIT GOARDS	
DESCRIPTION	4 BITS SHIFT RE		•		_	_	-				-	-																			-	
	GISTER					4x2 INPUT NAMD GATE	HEX INVERTER	GATED FULL ADDER		4x2 INPUT NOK GATE	4 BITS SHIFT REGISTER		GATED FULL ADDER	DUAL D FLIP FLOP	DHAL D FLIP PLOP	HEX INVERTER	4x2 INPUT NAND GATE	DUAL D FLIP FLOP	GATED FULL ADDER	DUAL D FLIP FLOP	TAS SOUTH TOTAL CALL	4x2 INPUT NAND GATE	4 BITS SHIFT REGISTER				GATED FULL ADDER	DUAL D FLIP FLOP	GATED FULL ADDER		(1) FOR ADDED CLARITY, "IS "OF DRAWN ON ELECTRICAL GRAWINGS AND PRINTED CIRCUIT GOARDS	
NOMBER																																
S VALUE		 	_															_											DO BLEME	N. FORGET		N VIII COCT
101.		 		_																			_						8486		_	
Ulasir.																														DIGITAL CVSD		DECODER
																														CVSD		32 KHZ
																														UNIVERSITE DE SHERBROOKE	EQUIPE MODULATION DELTA	S 1/1 Sign 2

VESCHILL ION																										UNIVERSITE DE SHERBROOKE	FACULTE DES SCIENCES APPLIQUEES	
VOLIME																						-				Cven	CASD	R 32KHZ
L. DISSIF.						1	 										 		1			-				DigiTAL CVCD	DIGITAL	DECODER 32KHZ
VALUE																						-					N. FORGET	M.VILLERET
TYPE																									# 1 NO. STORE !		ž	M.V.
NUMBER													_				_											
																											0.	
RIPTION	DUAL D FLIP FLOP	GATED FULL ADDER	4 HITS SHIFT REGISTER								DUAL D FLIP FLOP	GATED FULL ADDER				DOAL D FLIP FLOP		AAD THEFT HAND GATE	HEX INVENTER	4x2 INPUT NAND GATE	HEK INVERTER						AWN ON ELECTRICAL DRAWINGS AND	
RIPTION	MC 7479 P DUAL D FLIP FLOP	MC 7480 P GATED PULL ADDER	 MC 7495 P 4 HITS SHIFT REGISTER								NC 7479 P DUAL D FLIP FLOP					MC 7479 P DOAL D FLIP FLOP		A 2 200 D A 2 THEIT WAND GATE			7404 P						S NOT DRAWN ON ELECTRICAL DRAWING	PRINTED CIRCUIT MORNING.

SCRIPTION TOL. DISSIP. BY STEELS STE	STEER NTE	DESCRIPTION											wood							UNIVERSITE DE SHERBROOK
SCRIPTION PROSTERS GATE GAT	SCRIPTION PROSTERS GATE GAT	VOLTAGE										 								vsp
SCRIPTION PROSTERS GATE GAT	SCRIPTION PROSTERS GATE GAT	DISSIP.					v													ITAL C
SCRIPTION SGISTER AATE GATE GATE	SCRIPTION SGISTER AATE GATE GATE	T0L.														J			NAME	DÍG
SCRIPTION SGISTER AATE GATE GATE	SCRIPTION SGISTER AATE GATE GATE	VALUE																		FRARD
SCRIPTION SGISTER SATE GATE GATE GATE GATE	SCRIPTION SGISTER SATE GATE GATE GATE GATE	TYPE												i					063164	J.L.
SCRIPTION SGISTER SATE GATE GATE SATE	SCRIPTION SGISTER SATE GATE GATE SATE	CMBER						-,**												
	HC 7460 P HC 7490 P HC 7495 P HC 7494 P HC 7404 P HC 7400 P	25-1																		٦

																														SHERBROOKE	FACULTE DES SCIENCES APPLIQUEES	EQUIPE MODULATION DELTA
VOLINGE											-										_											D 32KH7
DISSIP					_		-			8													 								DIGITAL CVSD	990000
LUE TOL.								_					_									_		_	-					344		
TYPE VALUE			-						_														-							96816NER	N. FORGET	
_1	_			_				-	_	 			_					ì					i									
NUMBER									_	 																						
DESCRIPTION	HEX INVENTER	CATED FULL ADDER	DOAL D FLIP FLOP			DUAL D FLIP FLOP	GATED FULL ADDER	BITS SHIFT REG					4x2 INPUT NAMD GATE	4 MITS SHIFT REGISTER		4x2 INPUT NAND GATE	DUAL D FLIP PLOP	GATED FULL ADDER	- Company	HEAL INVENTER					GATED FULL ADDER	DUAL D FLIP FLOP	GATED FULL ADDER	DUAL D FLIP FLOP	4x2 INPUT NAND GATE	DUAL D FLIP FLOP		T DRAWR DN ELECTRICAL DRAWINGS AND
		_	NC 7479 P DUAL D PLIP FLOP				MC 7480 P GATED FULL ADDER.						MC 7400 P 4x2 INPUT HAND GATE	MC 1495 4 BITS SHIFT REGISTER		MC 7400 P 4x2 INPUT NAND GATE	NC 7479 P DUAL D FLIP PLOP	MC 7480 P GATED FULL ADDER							MC 7480 P GATED FULL ADDER		Δ,	MC 1479 P DUAL D FLIP FLOP		MC 7479 P DUAL D FLIP PLOP		1) FOR ADDED CLARITY "IC" S NOT DRAWN DN ELECTRICAL DRAWINGS AND

1000																													_					CVSD	707 700	DECODER 382 NAZ	
												 										_		_				_	_					DIGITAL CVSD	1000	COULE	
;																																	MANE	<u> </u>		<u> </u>	
AALOE																							_										11.51	N.FORGET		M.VILLERET	
1																																	DESIGNEN	z		Σ	
MOMOER				Ī,																																	
DESCRIPTION	4 BITS SHIFT REGISTER					4x2 INPUT NOR GATE	4x2 INPUT NAND GATE	GATED FULL ADDER	DUAL D FLIP PLOP	HEX INVENTER	GATED FUL. ADDER		DUAL D FLIP FLOP	4 BITS SHIPT REGISTER	GRANT THE COMMENT	GATED FULL ADDER	DUAL D FLIP FLOP	4x2 INPUT NAND GATE	GATED FULL ADDER	4 BITS SHIFT REGISTER			4x2 INPUT NOR GATE	4x2 INPUT NAND GATE	DOAL JK FLIF FLOP	GATED FULL ADDER	4x2 INPUT MAND GATE	9			HEX INVERTER		DUAL D FLIP FLOP		(i) FOR ADDED CLAMITY "IC" IS NOT DRAWN OR ELECTRICAL DRAWINSS ANS		
TYPE (2)	MC 7495 P				•	MC 7402 P	MC 7400 P	MC 7480 P	MC 7479 P	MC 7404 P	MC 7480 P		MC 7479 P	MC 7495 P		MC 7480 P	MC 7479 P	MC 7400 P	MC 7480 P	MC 7495 P	•		MC 7402 P	MC 7400 P	MC 7473 P	MC 7480 P	MC 7400 P	MC 7480 P			MC 7404 P		MC 7479 P		PON ADDED CLANITY, 1C" IS	(E) DR EQUIVALERY	
TY	FC 7	•	•	٠	•	E	Σ,		_			 																									

DESCRIPTION

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES EQUIPE MODULATION DELTA

N B19

ن ۽ ۽ د

A-PCM

4x2 INPUT HAND GATE 4 BITS SHIFT GEGISTER

MC 7400 P

DUAL JK FLIP FLOP

DUAL D FLIP FLOP GATED FULL ADDER DUAL D FLIP FLOP GATED FULL ADDER

HEX INVERTER

MC 7404 P MC 7479 P MC 7480 P MC 7479 P MC 7473 P MC 7480 P

> I C 10 I C || I C 13 I C I I C 15 I C 16 I C IS I C 19

DESCRIPTION

TYPE (2)

NUMBER (1)

MC 7480 P

IC I 10 2 10 3 10 4 1 C 5 IC6 IC7 I C B 1 C 9

GATED FULL ADDER

WITS SHIFT REGISTER

MC 7495 P

C 36			R				I	-			
C 37			1	•					ĺ		
C 38			•	•							
C 39			•								
C 40				•							
16 41				•	:		ļ			DESIGNER	Ī
I C 42										F 100 C 1	1
OR ADDED	LABITY	OR ADDED CLARITY, LC" IS NOT DRAWN DN ELECTRICAL DRAWINGS AND		ELECTRICA	L DRAWING	OM4					,

(1) FOR ADDED CLARITY, "LC" IS PRINTED CIRCUIT SDARDS
(2) OR EQUIVALENT

35

N B20 1/1

O Bag

A PCM

DECODER 38.4KHZ

M VILLERET

DIGITAL CVSD

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES PLIQUEES EQUIPE MODULATION DELTA

I C 20 I C 21 I C 22

161

4 BITS SHIFT RESISTER

DUAL D FLIP FLOP

MC 7479 P MC 7495 P

> I C 23 I C 24 I C 26

HEX INVERTER 4x2 INPUT NAND GATE 4x2 INPUT NAND GATE

DUAL D FLIP FEOP

MC 7479 P

I C 31

MC 7480 P

I C 34

I C 33

I C 32

DUAL D FLIP FLOP

MC 7479 P

I C 27

I C 25

MC 7400 P MC 7404 P MC 7400 P

IC 28 IC 29 IC 30

		TYPE (2)	DESCRIPTION				
HEINTER TO BE CODER 38.4KHZ TO BE CODER 38.4KHZ EQUIPE MODUL.	IC 1	MC 7404 P	HEX INVERTER				
PRESENTE DE PROPERT DE PROPERTE DE PROPERT	102	MC 7400 P	4x2 INPUT NAND GATES				
WINVERSITE DE N.FORGET N.FORGET DIG ITAL CVSD FACULTE DES SOUR EQUIPE MODUL.	IC 3	MC 7480 P	GATED FULL ADDER				
WINVERSITE DE N. FORGET N. FORGET DECODER 38.4KHZ EQUIPE MODUL	IC 4	MC 7495 P	4 BITS SHIFT REGISTER				
ALTONGET DE GOUDE SECRET	IC S						
SEGUINE TABLE OF FACULT OF SCIEN MODUL. N. FORGET DIGITAL CVSD FACULT OF SCIEN MODUL. DECODER 38.4KHZ DECODER 38.4KHZ DECODER 38.4KHZ	4						
TETURES N. FORGET N. FORGET DE GOUIPE MODUL DE COUPE MODUL	9 1						
TELEGRAPH NAME N. FORGET N. FORGET DIGITAL CVSD FACULTE DES SCIEN POLICIPE MODUL POLICIPE ABAKHZ FOURTH MODUL POLICIPE ABAKHZ FOURTH MODUL FOURTH	1 2 1						
TETTORE N. FORGET DIGITAL CVSD FACULTE DES SCIEN MODUL. DECODER 384KHZ DECODER 384KHZ	I C 8	MC 7480 P	GATED FULL ADDER				
TETIONS NING TAR CASD FACULTE DES SCIEN NODUL	IC9						
TESTIGNED N. FORGET N. FORGET DEGITAL CVSD FACULTE DES SCIEN PORTONE SE SCIEN	I C 10	MC 7479 P	DUAL D FLIP FLOP				
TECHNIC NAME OF STATE	11011						
SEGULTE DE SCIENTE DE	2	9 0000	CATED FULL ADDER				
DECODER 38.4KHZ DECODER 38.4KHZ DECODER 38.4KHZ DECODER 38.4KHZ	2 E	MC 7479 P	DUAL D FLIP FLOP				
TEGULE DECODER 38.4KHZ TEGULE MODULA TEGULE MODUL	2 2	d 7495 PM	4 BITS SHIFT REGISTER			•	
NIVERSITE DE ROUTE POUPLE MODULA APPROPRIE DIGITAL CVSD APPROPRIE NODULA APPROPRIE NODULA APPROPRIE NODULA APPROPRIE NODULA BEQUIPE MODULA APPROPRIE NODULA BEQUIPE MODULA APPROPRIE NODULA BEQUIPE NODULA BEAUTIC NOT	± 1						
NIVERSITE DE FACULTE DE SCIEN DE CODER 38.4KHZ	E 13						
DECODER 384KHZ DECODER 384KHZ DECODER 384KHZ	I C 16						
PERSONER N. FORGET DECODER 38.4KHZ EQUIPE MODULA EQUIPE FACUTE DES SCIE EQUIPE MODULA FACUTE DES SCIE FACUTE DES SCI	IC 17						
PESSONER N. FORGET N. FORGET DIG ITAL EQUIPE MODULA EQUIPE MODULA EQUIPE MODULA EQUIPE MODULA FACUTE FACU	I C 18						
N. FORGET N. FORGET N. FORGET N. FORGET DECODER 38.4KHZ DECODER 38.4KHZ	9 0						
DECODER 384KHZ	000						
DECODER 384KHZ OUNIVERSITE DE N.FORGET DIGITAL CVSD FACULTE DES SCIEN EQUIPE MODULA EQUIPE FACULTE DES SCIEN FACULTE DE	27						
N. FORGET DIGITAL CVSD FACUTE DE FACUTE DE FACUTE DE FACUTE DE PRODUL.	I C 21						
DECODER 38.4KHZ	I C 22	MC 7480 P	GATED FULL ADDER				
DIGITAL CVSD FACUTE DE SCIEN N. FORGET DIGITAL CVSD FACUTE DE SCIEN N. FORGET DIGITAL CVSD FACUTE DE SCUIPE MODUL.	I C 23						
DIGITAL CVSD FACUTE DE SCIEN N. FORGET DIGITAL CVSD FACUTE DE SCIEN N. FORGET DIGITAL CVSD FACUTE DE SCUIPE MODUL.	IC 24	MC 7400 P	4x2 INPUT NAND GATE				
DECODER 38.4KHZ	1 C 25	MC 7404 P	HEX INVERTER				
DIGITAL CVSD FACUTE DE PAGNIFE DE PAGNIFE DE PAGNIFE DE PAGNIFE DE PAGNIFE DE PAGNIFE MODUL.	I C 26	MC 7480 P	GATED FULL ADDER				
DIGITAL CVSD FACUTE DE PAGNINE SCIEN DE PAGNINE DE PAGNINE DE PAGNINE DE PAGNINE DE PAGNINE DE PAGNINE MODUL.	I C 27		٠				
BESIGNER N. FORGET N. FORGET DIGITAL CVSD FACULTE DE FACULTE DE FACULTE DES SCIÉN FACULTE DE FACULTE DES SCIÉN FACULT			A PITT RESISENCE				
DECODER 38.4KHZ	87 7 7	MC /473 F					
DIGITAL CVSD FACUTE DE FACUTE DE FOUIPE MODUL.	I C 29	MC 7479 P	DOAL D'ELLE LOS				
DIGITAL CVSD FACULTE DE N. FORGET DIGITAL CVSD FACULTE DES SCIEN EQUIPE MODUL.	I C 30	MC 7480 P	CALLED FOLLOWING				
DIGITAL CVSD FACULTE DE PACULTE D	IC 3I					ļ	
DIGITAL CVSD FACULTE DE PAGNOTEL DE PAGNOT	I C 32						
BESIGNER N. FORGET DIGITAL CVSD FACULTE DE FACULTE DE FACULTE DE PRODULI SEMODULI EQUIPE MODULI FOUIPE MODU	I C 33	MC 7479 P	DUAL D FLIP FLOP				
DECODER 38.4KHZ	I C 34						
N. FORGET DIGITAL CVSD FACULTE DE EQUIPE MODUL.	I C 35	MC 7495 P	# BITS SRIFT REGISTER				
N. FORGET DIGITAL CVSD FACULTE DES SCIÉN PRODUL.	I C 36	MC 7480 P	GATED FULL ADDER				
N. FORGET DIGITAL CVSD FACULTE DES SCIÉN EQUIPE MODUL.	I C 37	MC 7400 P	4x2 INPUT NAND GATE				
N. FORGET DIGITAL CVSD FACULTE DES SCIEN EQUIPE MODUL.	I C 38	MC 7479 P	DUAL D FLIP FLOP				
N. FORGET DIGITAL CVSD FACULTE DES SCIEN ROBOLL ROBO	95 01	MC 7495 P	4 BITS SRIFT REGISTER				
N. FORGET DIGITAL CVSD FACULTE DES SCIEN EQUIPE MODUL.	9 4						
N. FORGET DIGITAL CVSD FACULTE DE FACULTE DE EQUIPE MODUL.					1	10000	1
N. FORGET DIGITAL CVSU	1 0 4						Щ
APPROVED DECODER 38.4KHZ EQUIPE	I C 42			ż	FORGET	DIGITAL	FACULTE DES SCIENCES APPLIC
TANAMAN DECODER 38,4072	(1) FOR ADDED	CLABITY, IC IS NOT	DRASS DO ELECTRICAL DRASSES AND			0000	
	PRINTED CIR	202400		THACK	DACO		

CC2 1100mF CC5 1000mF CC6 CC6 115mF CC7 15mF CC7 15mF CC1	101 103 100 100 100 100 100 100 100 100			300 AT A 30K	Dans same
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10%		2500	200 UE U TOU	PHILIPS
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	108		1000	344 CHA 100K	
11867A 11	8,,		1000	344 CHA 100 K	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			6 3V	295 AHC 68K	
1187A 1187A			9 AE 9	295 AHC ISK	
1887 1887 1887 1887 184124 184124 184124 184124 184124	* * * *		125V	295 AAC 75K	t
1867A 1867A 1867A 1867A 186124 186124 186124 186124 186124			VE 9	295 AMC 568	
1 1887A 1887			ı	295 AHC 82K	:
1187A 1187A	3			295 AHC 39K	*
1887. 1887. 1887. 1887. 1841.24 1841.24 1841.24 1841.24 1841.24			*	295 AHC 47K	
1187 1 11	dr (-1)		150	SPRAGUE 150 D	
1187.7 11	t				2
1187.7 1187.7 1187.7 1187.7 1187.7 241.24 241.24 241.24 241.24 241.24	101		250V	280 AE A 4.7K	*
1187.7 1187.7 1187.7 1187.7 1187.7 1124 1124 1124 1124 1124				280 AE A10K	:
1187A 1187A 1187A 1187A 1124 1124 1124 1124 1124				280 AE A 10K	
1187.7.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	E			280 AE A 10K	
1887A 1887A 1887A 1887A 1887A 184124 284124 284124 284124				280AE A 100K	*
1867A 1867A 1867A 1867A 284124 284124 284124 284124 284124	-10+501		25V	426 APPIO	
1187A 1187A			237	SIGNAL DIODE	ORO
20124 20124 20124 20124 20124 20124 20124 20124				SIGNAL DIODE	
24124 24124 24124 24124 24124 24124				SIGNAL DIODE	
24124 24124 24124 24124 24124 24124 24124	28	13mA		UTCMS28	TAN
201124 201124 201124 201124 201124 201124		15mA		UTC MS17	
24124 24124 24124 24124 24124 24124	*	15mA		UTC MS19	
204124 204124 204124 204124 204124		300mW	VCB 30V	NPN TTANFISTOR	MOTOROLA
284124 284124 284124 284124					
2N4124 2N4124 2N4124					
2N4124 2N4124					
284124					
R1 4.7kg	51	250mM	250V	CARBON DEPOSIT TYPE STYLE 25	PE STYLE 25 PETLI'S
R2 4.7ks					*
C20 100of	+24		10CV	222263879103	SHITING
C10 560pf	+104		100V	222263003551	

DESCRIPTION

TYPE (2)

Mare some

OPERATIONAL AMPLIFIER

4 BITS SHIFT RECISTER 4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE

MC 1741 CP1 MC 1709 CP MC 7405 P MC 7400 P

OPERATIONAL AMPLIFIER

MC1741 CP1

[C 34 MC 1741CP OPERATION AMPLIFIER C 33 IC 34 IC 35 IC 35 IC 35 IC 35 IC 35 IC 35 IC 37 IC 39 MC 7400 P 4x2 INPUTS NAND GATE IC 40 MC 7400 P 4x2 INPUTS NAND GATE IC 41 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 44 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 44 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 42 MC 7400 P 4x2 INPUTS NAND GATE IC 44 MC 7400 P 4x2 INPUTS NAND GATE IC 44 MC 7400 P 4x2 INPUTS NAND GATE IC 44 MC 7400 P 4x2 INPUTS NAND GATE IC 45 MC 7400 P 4x2 INPUTS NAND	MC 1741CP1 OPERATION AMPLIFIER MC 7495 P 4 BITS SRIFT RECISTER MC 7400 P 4x2 INPUTS NAND GATE MC 7400 P 6x2 INPUTS NAND GATE MC 7401 P 6x2 INPUTS NAND GATE				
MC 1495 P 4 BITS SHIFT RECISTER MC 7400 P 4x2 INPUTS NAND GATE	C 1741CP1 OPERATION AMPLIFIER C 7495 P 48ITS SRIFT RECIETER C 7400 P 4x2 INPUTS NAND GATE C 7402 P 6x2 INPUTS NAND GATE D 7402 P 6x2 INPUTS NAND GATE D 7402 P 6x2 INPUTS NAND GATE	I C 3:			
MC 7495 P 4 BITS SRIFT RECISTER MC 7400 P 4x2 INPUTS NAND GATE MC 7400 P 4x2 INPUTS NAND GATE MC 7400 P 4x2 INPUTS NAND GATE	C 7495 P 4 BITS SHIFT RECISTER C 7400 P 4x2 INPUTS NAMD GAZE C 7402 P 4x2 INPUTS NAMD GAZE C 7400 P 4x2 INPUTS NAMD GAZE E 7400 P 4x2 INPUTS NAMD GAZE BOARBS	I C 32	MC 1741CP1	OPERATION AMPLIFIER	
MC 7495 P 4 BITS SRIFT RECISTER MC 7400 P 4x2 INPUTS NAND GATE MC 7400 P 4x2 INPUTS NAND GATE MC 7400 P 4x2 INPUTS NAND GATE	C 7495 P 4 BITS SHIFT RECISTER C 7400 P 4x2 INPUTS NAMD GAZE C 7402 P 4x2 INPUTS NAMD GAZE C 7400 P 4x2 INPUTS NAMD GAZE E 7400 P 4x2 INPUTS NAMD GAZE BOARBS	I C 33			
MC 7495 P 4 BITS SRIFT RECISTER MC 7400 P 4x2 INPUTS NAND GATE MC 7402 P 4x2 INPUTS NOR GATE MC 7402 P 4x2 INPUTS NAND GATE	C 7495 P 4 BITS SRIFT REGISTER C 7400 P 4x2 INPUTS NAMD GATE C 7402 P 4x2 INPUTS NOR GATE C 7400 P 4x2 INPUTS NAMD GATE NITY, Ft 4 MOT DEAST DN ELECTRICAL DRAWINGS ARD BOARDS	I C 34			
MC 7495 P 4 BITS SRIFT RECISTER MC 7400 P 4x2 IMPUTS NAND GATE MC 7402 P 4x2 IMPUTS NOR GATE MC 7402 P 4x2 IMPUTS NAND GATE	C 7495 P 4 BITS SRIFT RECISTER C 7400 P 4x2 INPUTS NAND GATE C 7402 P 4x2 INPUTS NOR GATE C 7400 P 4x2 INPUTS NAND GATE HTY, ft not pease on electrical beauties are soars	I C 35			
MC 7495 P 4 BITS SRIFT REGISTER MC 7400 P 4x2 IMPUTS NAND GATE MC 7402 P 4x2 IMPUTS NOR GATE MC 7402 P 4x2 IMPUTS NAND GATE	C 7495 P 4 BITS SRIFT RECISTER C 7400 P 4x2 INPUTS NAND GATE C 7402 P 4x2 INPUTS NOR GATE C 7400 P 4x2 INPUTS NAND GATE HTY, ft not pease on electrical pravines are soars	I C 36			
MC 7495 P 4 BITS SRIFT RECISTER MC 7400 P 4x2 INPUTS NAND GATE MC 7402 P 4x2 INPUTS NOR GATE MC 7402 P 4x2 INPUTS NAND GATE	C 7495 P 4 BITS SRIFT RECISTER C 7400 P 4x2 INPUTS NAND GATE C 7402 P 4x2 INPUTS NAND GATE C 7400 P 4x2 INPUTS NAND GATE HTY 1c is not peaser on electrical pravines are soars	I C 37			
MC 7405 P 4 BITS SRIFT RECISTER MC 7400 P 4x2 INPUTS NAND GATE MC 7402 P 4x2 INPUTS NOR GATE MC 7402 P 4x2 INPUTS NAND GATE	C 7495 P 48ITS SHIFT RECISTER C 7400 P 4x2 INPUTS NAND GATE C 7402 P 4x2 INPUTS NOR GATE C 7402 P 4x2 INPUTS NAND GATE HTY 1c 1 NOT DEARE DE ELECTRICAL DEARINGS ARD BOARDS	I C 38			
MC 7400 P 4x2 INPUTS NAND GATE MC 7402 P 4x2 INPUTS NOR GATE MC 7400 P 4x2 INPUTS NAND GATE	C 7400 P 4x2 INPUTS NAND GATE C 7402 P 4x2 INPUTS NOR GATE C 7400 P 4x2 INPUTS NAND GATE HTY %c* is not passen on electrical pravines and	I C 39	MC 7495 P	4 BITS SRIFT REGISTER	
MC 7402 P 4x2 INPUTS NOR GATE MC 7400 P 4x2 INPUTS NAMD GATE	C. 7402 P 4x2 IMPUTS NOR GATE C. 7400 P 4x2 IMPUTS NAMD GATE ITT "Le" is not passen on electrical pravines and	IC 40	MC 7400 P	4x2 INPUTS NAND GATE	
MC 7400 P 4x2 INPUTS NAMB GATE	EC 7400 P 4x2 INPUTS NAME GATE 1177 % of 18 NOT BRAWN DN ELECTRICAL BRAWNES ARD BOARDS	I C 41	MC 7402 P	4x2 INPUTS NOR GATE	
	HITY "LC" IS NOT DEAVED ON ELECTRICAL DEAVINES AND BOARDS	I C 42	MC 7400 P	4x2 INPUTS NAMD GATE	MOD OF
		The County			DANDERE

LC.DOMIEN CVSD FACULTE DE SHERBROOKE N.FORGET CODER DECODER M.VILLERET M.VILLERET CODER DECODER CODER DECO	13491630	3071		
CODER DECODER	JC. DOMIEN		UNIVERSITE DE SHERBROOKE	
CODER DECODER	N FORGET	CVSD	FACULTE DES SCIENCES APPLIQUEES	
CODER DECODER			SOURCE MODELLATION DELTA	
COUER DECOUER C	APPROVEO		EQUIPE MODULATION DELLA	
9 3 7 5 5 6 5 5 6 5 6 5 6 5 6 5 6 6 5 6			2	
On Data of Dat	M.VILLERE!		NB22 1/2	
			SIZE DRAWING NO	

4x2 INPUTS NAND GATE 4 W 2 INPUTS AOI GATE

MC 7400 P MC 7454 P MC 7402 P

4x2 INPUTS NOR GATE

W 2 INPUTS AGI GATE

MC 7454 P

NUMBER 10 NUMBER 11 NUMBER 11 NUMBER 11 NUMBER 11 NUMBER 11 N NUMB

DUAL TYPE O FLIP FLOP HEX INVERTER

MC 7479 P MC7404 P

OPERATIONAL AMPLIFIER


MC 1741CP1


E DESCRIPTION	CARBON DEPOSIT TYPE STYLE 25 PHILIPS																		TRIMMING POTENTIOMETERS-3006 BOURNS	CARBON DEPOSIT TYPE STYLE 25 PHILIPS	TRIMMING POTENTIOMETERS 086BC13K ""	CARBON DEPOSIT TYPE STYL! 52 ""		101	: .	Did	2 2									1	CACHTE DE SHERBROOKE	EQUIPE MOI	
VOLTAGE	250V			•			•			•										250V		200v	25 0V			250V							_						
OISSIP.	250mk		•					•					•						AMD C	250mW	LOOMW	T.M.	250mW	LOOMW	750mW	250mW				-,,							CVSD		
10L.	s .									•		•							5 .	28	204	51	in i	208	104	2.0										RABE			2
VALUE	4.7%	36kg 2.0kg	20kg	30ka	30kg	30kp	7500	180kg	10kg	2.2kg	22kg	10kg	100kg	220kn	6800	2.2kg	4.7kg	4.7KB	2kg	6800	10kg	2200	6802	1000	LOOKE	100	100									_	JC. DOMIEN	N FORGET	
TYPE																																				DESIGNER	JC.D	Z	APPROVED
-																											_												
	2 2	R6	88	2	R10	RII		1 N	RLS	R17	RIB	R19	N20	R21	R22	R24	R25	R26	828 828	R29	R30	R31	R32	R33	700 X	R240	R250												
DESCRIPTION NUMBER 1	22. 5	27 KG	2	22	R10	RII		\$T8	R15	, R17	RIB	R19	N20	121	R22	R24	R25	R26	77 X X	R29	R30	R31	R32	ESS.	DOX OF CALL	R240	R250											INTER DR ELECTRICAL DRAWINGS ARD	
MONGER	22 2	28 28	22	2	ATO	RII		R14	RIS	, R17	RIB	R19	820	R21	R22	R24	RZ5	K26	8758 8758	829	R30	R31	R32	E C S S	OF LA	R240	R250											(i) FOR ADDED CLARITY, IC' IS ROT DRAWR DR ELECTRICAL DRAWINGS AND PRINTED CIRCUIT BOARDS	DR EQUIVALENT


TISOSYMAN			n a m E	-	*349153Q					B22		ed to	Connected to board		
200	F3			5	CSI	524	64515		FE 12*	MA2		læ	FE 12*		٧B
SIGNE	178			SS -	64518	521		ΔM	510	VΜ	FS12*	\$15	CS15	517	UB
9,79	5 !			98 X	-	520	FΔ1		8.8	010	8.8	CSB	FS 12*	CS13	TB
0	ç .				CS 1	519	₹ W		83	ΙМ		CS 12		S12	SB
C-NH)	Ü			CFI	CS4	S 18	ΔM			۷	iœ.	CS 11		CS16*	RB
CS2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			77	CS5	517			FS12*		₽ S	521		CS 14	PB
٠ ۲	- 50			150	64515	516	CSB				53	88		514	NB
CIN	z			2,	>	S 15	CS 22		MQ 2	S14	CSB			CS15	MB
5	Sign			22	CS2	514	C019	57	CS 20		SL	S10	Ŋ	CS17	B
PCM3R	FRZ	a.		CHN-5	M 2	S 13	CS 27	5.4	CS18		MA2		510	5.5	KB
Dosk	FRI	c Ho		-	CS3	S 12	CO38			512	MA	S 4		98	JB B
-50	00			Ee	64 K	511	CS17		M		CS12	98		\$ 26	HB
FS		DØ.		3	6452	\$10	CO16		⊻	<u>CS</u>	MM	52	CS 16	S1	1 8
ΕG	NHO.	00			27	88	C S 12		S18		SS	51	CS 13	112*	F.B
	CHN-5	AL		9.0	25	5.7	CO32		010		S	680	512		BB
- 1	CF.				CF2	CF2		CF1	CF1			CF2		CF2	CB
EO						64517			MΔ						BB
- FF1									ΔM						AB
E2	CH2			2	SIGNE	5.1	64K	A16	CS 22		FA1	ΔM			H
ЕЗ	CHS				4	52	MZ	FA1	S 16)	CS11		CS17		3
DØ3	25.2			E4	1	53	6452	88	2	521	98	Δ32		8.20	I
PCM.	5			E5	ю	\$26	SF5	83	CS21*		ū	5.11	CS 14		H.S.
DØ2R	2	-		E3	64 517	55	64517	51	CS 22				₽ 38		H
DØ2	DC	4				98	ı			54		MA2	FA1	Δ Σ	H
DØ1	8K	FR2				54	SB16	98		86				A38	H
е	64K	3				ΔM	SB38		E	5.1	₽ 35	IS)	2	S 19	Ξ
4	DØ3	FR1		-15V		CS3	SB19-32		FA1	53		l lo	9	2	-
-	-	z				L	CS5	518		CS 18	FE 12*	Δ×	\$ 24		I Z
PCM2R	4	SIG3				CS4		513		CS 20	819		5.23		=
-15V	DØ2	C S 2			2,	>			SB19.2	5 16	5832	SL	۵W	S.4	= =
PCMIR		PCM		EO	2.1	M2		SB16		1 12 *		ĮΔ	SB 384		H
PCM1T	3	F3		Et	2	CS2		515						ũ	5 4
.15V	DØ1	DF		E2	8 X	-	64518	CS 27		2	200	•	2	0	2
	13	14	15	9 1	T7	8	19	T10	111	112	T13	117	715	146	


DESIGNER	NAME		SOUTH	MODELTE DE CHERRADOK	ROOK
L. CHARRER			FACILITE	FACILITE DES SCIENCES APPLIQUEES	LIQUEES
	WRAP	WRAP CONNECTIONS EQUIPE MODULATION DELTA	EQUIPE	MODULATION	DELTA
APPROVED			-		-
M. VILLERET	I	"T" BOARDS	ن د	L M	1
			3215	OMA#196 90	


AH: GND for any boords BH: No comected for ony boords CH: +5V for ony boards






































							Carried and Control of the Control o
	TO SECON					TRANSFORMER	NORTHERN ELECTRIC
1,1	18256UV					TRANSFORMER	
T2	NE2560AF					VIE INDICTANCE	NYTRONICS
L	S7401F	89mH	100			april de la constante de la co	SOLNORING
Į,	S7401F	F8mH	100			VIH INDUCTANCE	
, 12 12 13	IN87A				237	SIGNAL DIODE	MOTOROLA
-	12071						
285	7/047						
CR3	IN87A						
Ď	IN67A						
55	IN87A						
CR6	IN4733A	5.10		N.	5.10	ZENER DIOBE	
6	2N4124			300mW	V _{cb} 30V	NPN TRANSISTOR	
05	2N4124					•	
03	2N4124						
0	2N4124			•			
50	2N4124						
8	2N4124						
d		10nF	-20+1004		400	2222629 03103	PHILIPS
3		100nF	+104		250V	280AEA100K	
5		100F	-10+504		25V	426ARF10	
3 3		10nF	+24		100V	222263970101	
5 1		10nP	+24		1000	222263870101	
0		101.0	-20+1004		400	222262903103	
8		TO.	100		404	2222 62903103	
0		allo T	1014		250V	280AEA220K	
8		20077	1011		250V	280AEA220K	
8		70077		_	400	222262903102	
C10		Inf	-20+700			01304564	
CII		10 nF	-10+504		250	4.5 BARE TO	
C12		10µF	-10+204		250	426ARF10	
C13		100nF	-10		250V	280AEA100K	
10		2.2nF	+0.25pF		100V	222263803228	
C15		0.59nF			1000	222263870569	
	_						

(1) FOR ADDED CLEMITY TC" IS NOT DREWN PHINTED CHECKIT GOGNDS

N.

ပန္မန္တ DATA PROCESSOR PCM--A INTERFACES L.CHARRIER M.VILLERET

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES EQUIPE MODULATION DELTA

N T1

DESCRIPTION																																				(1) FOR AGDED CLARITY "IC" IS NOT ORAWN ON ELECTRICAL GRAWINES AND PRINTED CINCUIT BOARDS	
NUMBER	R1	R2	R3	R4	28	R6	R7	RB	2	R10	R11	R12	R13	RI4	R15	R16	R18	R19	R20	K21	R22	R23	#24 K24	R26	R27	R26	R29	R30	R31	R32	R33	R35					
R TYPE	Carbon																								•						_			l	DES:08E	L. CHARRIER	APPROVED
VALUE	4708	4702	1kg	2.2kg	4702	478	1ka	4.7kg	1kp	3300	1.2kg	1kg	2.2kn	1500	140	15kg	47kg	1kn	4703	15kg	1000	1kg	IKD.	470	100kg	820k1	100kg	100k2	3300	1.2ks	1000	1ks 1ks			Java	RRIER	
TOL.	5.8																						. ,												3.0	INTE	ATAC
DISSIP.	250mW		Ł																				•					•								INTERFACES	00000000
VOLTAGE	250V						E																														0000
DESCRIPTION	STYLE 25																																			DES DES	EQUIPE MODUL
	PHILIPS								:																											DE SHERBROOKE SCIENCES APPLIQUEES	MODULATION DELTA

	•							
	, , , , ,	 	 					 Λοος
1 1 5		 	 	 	 	 	 	 00 STYLE 52
		 		 				25 37ALS
: E		 	 	 	 			
E E	z t	 	 	 	 			
	8	 	 	 	 	 		

UNIVERSITE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES EQUIPE MODULATION DELTA

3/3

N TI

C 825

PCM-A

DATA PROCESSOR

APPROVED
M. VÎLLERET

INTERFACES

DESIGNER L. CHARRIER

10 0 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	R36
10.2 2 10.2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
10.5 4 10.6 6 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0	R37
10.0 % 10	occ occ
10.6 6 10.6 10.0 10.0 10.0 10.0 10.0 20.0 2	0
10.6 6 10.0 9 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0	KSN a
10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2
1000 1001 1001 1001 1001 1001 1002 1002 1002 1002 1002 1002 1002 1002 1002 1002 1003	183
10 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	K42
10 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 1 0	R43
1 C C I C C C C C C C C C C C C C C C C	R44
10 12 10 13 10 15 15 15 15 15 15 15 15 15 15 15 15 15	R45
1 C C S S C C S S C C S S C C S S C C S S C C C S S C C C S S C C C S S C C C S S C C C S S C C C S S C C C S S C C C S S C C C S S C C C S S C C C S S C C C S S C C C C S S C C C C S S C C C C S S C C C C S S C C C C S S C C C C S S C C C C S S C C C C C S S C	R46
10 to 16 10 co 16 10 co 16 10 co 20 10	R47
10 6 6 10 17 10 18 10 19 10 19 10 10 10 10 10 10 10 10 10 10 10 10 10	R48
10 16 11 0 18 11 0 20 11 0 20 11 0 20 11 0 20 11 0 20 11 0 20 11 0 20 11 0 30 11 0 30 11 0 30	R49
1 C 17 1 C 18 1 C 24 1 C 25 1	R50
I C 16 I C 20 I C 22 I C 23 I C 24 I C 26 I C 26 I C 27 I C 29 I C 30 I C 33 I C 34	R51
I C 29 I C 22 I C 24 I C 25 I C 26 I C 26 I C 29 I C 39 I C 39 I C 34 I C 34	R52
16 20 16 22 16 23 16 24 16 25 16 26 16 29 16 39 16 39 16 34	R53
10 22 10 23 10 24 10 25 10 26 10 29 10 29 10 39 10 34	R54
IC 23 IC 24 IC 25 IC 26 IC 27 IC 29 IC 30 IC 31 IC 31 IC 34	855
10 24 10 26 10 27 10 29 10 29 10 39 10 34	4
10 24 10 25 10 27 10 29 10 39 10 33 10 34	0 4 0
10 26 10 27 10 29 10 30 10 31 10 33 10 34	in the state of th
IC 26 IC 28 IC 29 IC 30 IC 31 IC 31 IC 33 IC 34	0 0
10 28 10 28 10 30 10 31 10 32 10 33	RSS
IC 28 IC 29 IC 30 IC 31 IC 32 IC 33 IC 34	R60
IC 29 IC 30 IC 31 IC 32 IC 32 IC 34	R61
16.30 16.32 16.33 16.34	R62
IC 33 IC 33 IC 34	
IC 33 IC 34 IC 34	
IC 34	
IC 34	
34.01	
200	5
10.36	
IC 37	
IC 38	
IC 39	
IC 40	
IC 41	
IC 42	

182

442 INPUTE NAND OFFIN CALETOR GATE C2 Caranic Dual Type IN FLIP PLOP C2 Caranic Dual Type IN FLIP PLOP C3 Caranic Dual Type IN FLIP PLOP C4 C4 C4 C4 C4 C4 C4 C	NUMBER (1)	TYPE (2)	DESCRIPTION	The state of the s		
4 BITS SHIPT REGISTER 2 INCLAYED NAME OATE 4 BITS COUNTER 5 INCLAY BAD GATE 6 BITS COUNTER 7 BITS COUNTER	IC!	7401	4x2 INPUTS HAND OPEN COLLECTOR GATE	80	Ceramic	. 39n
The first columns	IC 2		4 BITS SHIFT REGISTER	១		ln.
### In the property control of	IC 3	7495		2 2	METALIZED	22pF
442 INPUTS NAND GATE 4 BITS COUNTER 4 BITS COUNTER 4 BITS SHIFT REGISTER 4 BITS SHIFT REGISTER 4 BITS SHIFT REGISTER 4 BITS SHIFT REGISTER 4 BITS COUNTER 5 INPUTS NAND GATE 6 BITS COUNTER 7 BITS C	IC 4		DUAL TYPE JK FLIP FLOP	3	Setalized	68nF
4 BITS COUNTER 4 AZ INPUTS NAMD GATE 4 AZ INPUTS NAMD GATE 4 BITS SHIFT REGISTER 4 AZ INPUTS NAMD GATE 4 AZ INPUTS NAMD GATE 4 BITS SHIFT REGISTER 5 AZ INPUTS NAMD GATE 5 AZ INPUTS NAMD GATE 5 AZ INPUTS NAMD GATE 6 AZ I	ICS		4x2 INPUTS NAND GATE	P1	Carbon	11
PHASE LOCK LOOP SIGNETICS R1 Carbon	IC6		4 BITS COUNTER	73	224124	
4x2 INPUTS NAND GATE 5x4 INPUTS NAND GATE	101		PHASE LOCK LOOP SIGNETICS	R.	Carbon	4700
4x2 INPUTS NAND GATE 4 BITS COUNTER 4x2 INPUTS NAND GATES 4 BITS SHIFT REGISTER 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYPE JK FLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP GATE DUAL TYPE JK PLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP GATE DUAL TYPE JK PLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP GATE DUAL TYPE JK PLIP FLOP 4x2 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x3 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x4 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x4 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x4 INPUTS NAND GATE DUAL TYPE JK PLIP FLOP 4x4	E C B		4x2 INPUTS NOR GATE	R2	a rendan	1580
4 BITS COUNTER 4 BITS SHIFT REGISTER 4 BITS SHIFT REGISTER 4 BITS SHIFT REGISTER 5 AZ INPUTS NAND GATE 5 AZ INPUTS NAND GATE 5 AZ INPUTS NAND GATE 6 AZ INPUTS NAND GATE 6 AZ INPUTS NAND GATE 6 AZ INPUTS NAND GATE 7 AZ INPUTS NAND GATE 7 BULL TYPE JA LIP FLOP 6 BITS COUNTER 6 AZ INPUTS NAND GATE 7 DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE 7 DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE 7 DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE 7 DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE 7 DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE 7 DUAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 6 AZ INPUTS NAND GATE 7 DIAL TYPE D FLIP COUNTER 7 DIAL TYPE	E O I			83		2.78
4 BITS COUNTER 4 BITS SHIFT REGISTER 5 BITS SHIFT REGISTER 5 BITS SHIFT REGISTER 5 BITS SHIFT REGISTER 6 BITS	I C 10	7400	4x2 INPUTS NAMD GATE	78 84		4.7
4 BITS COUNTER 4 BITS SHIET REGISTER 4 BITS SHIET REGISTER 4 BITS SHIET REGISTER 4 LIEUTS NAND GATE 4 AZ INPUTS NAND GATE 4 AZ INPUTS NAND GATE 4 BITS COUNTER 5 AZ INPUTS NAND GATE 6 BITS COUNTER 6 AZ INPUTS NAND GATE DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE DUAL TYPE D FLIP FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL TYPE D FLOP 6 AZ INPUTS NAND GATE DIAL T	ICII			S 4		240C
4 BITS COUNTER 4x2 INPUTS NAND GATES 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYPE JF FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYPE JF FLIP FLOP 4 BITS COUNTER 5 INPUTS NAND GATE DIAL TYPE JF FLIP FLOP 4 BITS COUNTER 5 INPUTS NAND GATE DIAL TYPE JF FLOP 5 INPUTS NAND GATE DIAL TYPE JF FLOP 6 INPUTS NAND GATE DIAL TYPE JF FLOP 6 INPUTS NAND GATE	I C 12			R7		4792
4x2 INPUTS NAND GATES 4 BITS SHIFT REGISTER 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYPE JF FLIP FLOP 4 BITS COUNTER 5x2 INPUTS NAND GATE DUAL TYPE JF FLIP FLOP 4 BITS COUNTER 5x2 INPUTS NAND GATE DUAL TYPE JF FLIP FLOP 4 BITS COUNTER 5x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 5x2 INPUTS NAND GATE	IC 13	7493	4 BITS COUNTER			
4x2 IMPUTS NAND GATE 500AL TYPE JF FLIP FLOP 4 BITS COUNTER 5x2 IMPUTS NAND GATE 5x4 IMPUTS NAND GATE	# DH					
4 BITS SHIFT REGISTER 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYPE JR FLIP FLOP 4 BITS COUNTER 4 A ST COUNTER 5 A ST ST COUNTER 6 A ST ST ST ST ST COUNTER 6 A ST	IC 15	NC 7400 P	4x2 IMPUTS NAND GATES			
4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYRE JR FLIP FLOP 4 BITS COUNTER 4 A INPUTS NAND GATE DUAL TYRE D FLIP FLOP 4x2 INPUTS NAND GATE DUAL TYRE D STATE DUAL TYPE D STATE DIAL TYPE D STATE D STATE D STAT	I C 16	MC7495 P	4 BITS SHIFT REGISTER			
4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYPE JY FIJP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYPE D FLOP 4x2 INPUTS NAND GATE DUAL TYPE D FLOP 4x2 INPUTS NAND GATE DIALIES BY TWELVE COUNTER	1017	MC 7495 P				
4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NOR GATE DUAL TYPE JK FLIP FLOP 4 BITS COUNTER 4 A BITS COUNTER 5 DUAL TYPE D FLIP FLOP 6 A Z INPUTS NAND GATE DUAL TYPE D FLOP 6 A Z INPUTS NAND GATE DUAL TYPE D FLOP 6 A Z INPUTS NAND GATE DIALIF FLOP 6 A Z INPUTS NAND GATE 6 DIALIF FLOP 6 A Z INPUTS NAND GATE 6 DIALIF FLOP 6 A Z INPUTS NAND GATE 6 DIALIF FLOP 6 A Z INPUTS NAND GATE 6 DIALIF FLOP 6 A Z INPUTS NAND GATE 6 DIALIF FLOP 6 A Z INPUTS NAND GATE	I C 16	7495				
4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE NAL INPUTS NOR GATE DUAL TYPE JR FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYPE D FLIP FLOP 4x2 INPUTS NAND GATE DIALITYPE D TABLE	I C 19	PIC 7495 P				
4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NOR GATE DUAL TYPE JY FIJP FLOP 4 BITS COUNTER 4 A BITS COUNTER 6x2 INPUTS NAND GATE DUAL TYPE D FLOP 4x2 INPUTS NAND GATE DAYINE BY TWELVE COUNTER 6x2 INPUTS NAND GATE	IC 20	7495				
4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYPE JF FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYPE D FLIP FLOP 4x2 INPUTS NAND GATE DIALIE BY TWELVE COUNTER 5x4 INPUTS NAND GATE	15 21	7495				
4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYPE JK FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYPE D FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GATE	I C 22					
4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE DUAL TYPE JK FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYPE D FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GATE	I C 23					
4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE DUAL TYPE JK FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYPE D FLIP FLOP 4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GATE	I C 24					
4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE DUAL TYPE JK FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GATE	I C 25					
4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE HEX INVERTER 4x2 INPUTS NAND GATE DUAL TYRE JK FILP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYRE D FLIP FLOP 4 BITS COUNTER 5 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 5 INPUTS NAND GATE	I C 26					
4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 4x2 INPUTS NAND GATE 500AL TYRE JK FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE 500AL TYRE D FLOP 4x2 INPUTS NAND GATE 500AL TYPE DOWNTER	I C 27					
4x2 INPUTS NOR GATE HEX INVERTER 4x2 INPUTS NAND GATE 4x2 INPUTS NOR GATE 4x2 INPUTS NOR GATE DUAL TYBE JK FLIP FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DIAL TYPE D FLOP 4x2 INPUTS NAND GATE DIAL TYPE D FLOP 4x2 INPUTS NAND GATE	I C 28	MC 7400 P	4x2 INPUTS NAND GATE			
HEX INVERTER 4.2 INPUTS NAND GATE HEX INVERTER 4.2 INPUTS NOR GATE DUAL TYPE JK FLIP FLOP 4 BITS COUNTER 4.2 INPUTS NAND GATE DIAL TYPE D FLUP 4.2 INPUTS NAND GATE DIAL TYPE D FLUP 4.2 INPUTS NAND GATE	I C 29	MC 7402 P	4x2 INPUTS NOR GATE			
HEX INVESTER 4x2 INPUTS NAND GATE HEX INVESTER 4 BITS COUNTER 4 BITS COUNTER 4 A INPUTS NAND GATE DUAL TYPE DE FLOP 4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 5x2 INPUTS NAND GATE	I C 30					
AKZ INPUTS NAND GATE HEX INVERTER (AZ INPUTS NOR GATE DUAL TYPE JE FLIP FLOP 4 BITS COUNTER 4 AZ INPUTS NAND GATE DIAL TYPE DE FLIP FLOP 4 AZ INPUTS NAND GATE DENUTS NAND GATE AZ INPUTS NAND GATE	IC 3I	7404	HEX INVERTER			
HEX INVERTER 4 INTEGENTATE DUAL TYPE JK FLIP FLOP 4 RITS COUNTER 4 AZ INPUTS NAND GATE DUAL TYPE DE FLOP 4 INPUTS NAND GATE DYJDE BY TWELVE COUNTER 42 INPUTS NAND GATE	I C 32	MC 7400 P	4x2 IMPUTS NAND GATE			
HEX INVESTER 4.2 INPUTS NOR GATE DUAL TYPE JK FLIP FLOP 4.2 INPUTS NAND GATE DUAL TYPE DE FLOP 4.2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4.2 INPUTS NAND GATE	E C 33	MC 7400 P				
AXZ INUUS NON CALL DUAL TYPE JE FLOP 4 RING COUNTER 4XZ INPUTS NAND GATE DUAL TYPE DE FLOP 5 RIPUTS NAND GATE DEVINE BY TWELVE COUNTER 5 AXZ INPUTS NAND GATE	FC 24	7404	HEX INVERTIEN			
DUAL TYRE JK FLIF FLOP 4 BITS COUNTER 4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GATE	3	705/	TAX INFUE NOR CALL			
4 BITS COUNTER 4x2 INPUTS NAND GATE DUAL TYPE D FLIP FLOP 4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GATE	1 C 36		DUAL TYPE JK FLIP FLOP			
AXZ INPUTS MAND CARE UNL TYPE D FLIP FLOP 4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GAT&	I C 37.	MC 7493 P	4 BITS COUNTER			
DUAL TYRE D FLIF FLOW 4x2 INPUTS NAND GAFE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GATE	I C 38	MC 7400 P	AXZ INPUTS MAND GAIR			
4x2 INPUTS NAND GATE DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GAT&	66 0 I	MC 7479 P	DUAL TYPE D FLIP FLOP			
DIVIDE BY TWELVE COUNTER 4x2 INPUTS NAND GALG	IC 40		4x2 IMPUTS NAND GATE			
4x2 INPUTS NAND GATE	IC 41	MC 7492 P	DIVIDE BY TWELVE COUNTER		100 830	
	IC 42	NC 7400 P	4x2 INPUTS NAND GATE			ARRIE
100 to 10						

2222 629 03204
2222 629 03102
280 ARM 100K
280 ARM 100K
280 ARM 60K
780 ARM 60K
780 ARM 60K
780 ARM 80K
781 ARM 80

100V 40V 259V 100V 259V

20-1001 = 101 = 21 = 101 = 101

DESCRIPTION

VOLTAGE

DISSIP

TOL.

SHITING

NPN TRANSISTOP STYLE 25

2507

300mW 250mW

DESIGNER	Java	INVERSITE DE SHERBROOKE
L CHARRIER	INTERFACES	FACULTE DES SCIENCES APPLIQUEES
PRESEC	001	EQUIPE MODULATION DELIA
T 100 1 1111	COUNTERS	S
M. VILLERE I	PCM→A	SIZE ONAWING NO

NUMBER (1)	TYPE (2)	DESCRIPTION
IC !		
IC 2	MC 7400 P	4x2 INPUTS NAND GATES
IC 3	MC 7400 P	
IC 4		
IC S		
IC6		
IC 7		
ICB		
E 0 I	MC 7401 P	4x2 INPUTS NANDS OPEN COLLECTOR GATES
I C 10	MC 7400 P	4x2 INPUTS NANDS GATES
1101		
I C 12		
IC 13	MC 7400 P	4x2 IMPUTS NAND GATES
# O H		
IC 15	MC 7402 P	4x2 INPUTS NOR GATES
I C 16		
IC 17		
I C 18		
I C 19		
I C 20		
I C 21		
I C 22		
I C 23	MC 7400 P	(5
IC 24	MC 7400 P	
I C 25	MC 7402 P	4x2 INPUTS NOR GATES
I C 26	MC 7400 P	4x2 INPUTS NAND GATES
I C 27		
I C 28		
1 C 29	MC 7473 P	DUAL TYPE JK FLIP FLOP
IC 30	MC 7400 P	4x2 INPUTS NAND GATES
IC 31	MC 7473 P	DUAL TYPE JK FLIP PLOP
I C 32	MC 7480 P	GATED FULL ADDER
1 C 33	MC 7480 "	
1034	MC 7480 P	
I C 35	MC 7479 P	DUAL TYPE D FLIP FLOP
I C 36	MC 7400 P	4x2 INPUTS NAND GATES
IC 37		
IC 38	MC 7495 P	4 BITS SHIFT REGISTER
I C 39	MC 7495 P	
IC 40	MC 7495 P	
IC 41	MC 7495 P	
-		HERO GON CHICAGO

IC 42 NC 7402 P 442 INPUTS NOW CO.

(1) POR ADDED CLARITY "LE" (2 NOT DRAWN DW ELECTRICAL OF PRINTED CINCUIT SDARDS

(8) DR CQUIVALENT

	T-				-	-	
	PHILIES	TRCUIT	HOTORCLA		E 25 PHILIPS		
DESCRIPTION	2222 630 03391	NOT MARKED ON PRINTED CIRCUIT	MER !		REBON DEPOSIT TYPE S		
VOLTAGE	1000				Δ		
DISSIP.		********	¥6.	IW.	25 0mW		•
TOL.	101				5.8		
VALUE	39CpF				4.7kg	4.7kg	• . 7ka
TYPE			IN5234	IN4746			
NUMBER	5				2	R2	2

IC I	MC 7404 P	HEX INVERTER
IC 2	1702 A	2048 BIT READ ONLY MEMORY INTEL
IC 3		
IC 4	MC 7404 P	HEX INVERTER
ICS	Y	
106		
101		
IC8	MC 7451 P	DUAL 2-W2- INPUT A01 GATE
601		
I C 10		
ICH	MC 7400 P	QUAD 2 INPUT NAND GATE
I C 12	MC 7479 P	DUAD TYPE D FLIP FLOP
IC 13	MC 7402 P	QUAD 2 INPUT NOR GATE
I C 14	MC 7401 P	QUAD 2 INPUT NAND GATE (0.C)
IC IS	MC 7451 P	DUAL 2-W2 INPUT ADI GATE
IC 16	MC 7400 P	QUAD 2 INPUT NAND GATE
IC 17	MC 7402 P	QUAD 2 INPUT NOR SATE
I C 18	MC 7416 P	TRIPLE 3 INPUT NAND GATE
I C 19	NC 7454 P	4 W2 IMPUT A01 GATE
I C 20	MC 7400 P	OUAD 2 INPUT NAND GATE
IC 21	MC 7401 P	(0°C)
I C 22	MC 7402 P	QUAD 2 INPUT NOR GATE
I C 23	MC 7479 P	DUAL TYPE D FLIP FLOL
I C 24	MC 7400 P	OCAD 2 INPUT NAND GATE
I C 25		
I C 26	MC 7402 P	QUAD 2 INPUT NOR GATE
I C 27	71C 7454 P	4 W2 INPUT A01 GATE
I C 28	MC 7454 P	
I C 29		
I C 30	MC 7402 P	QUAD 2 INPUT NOR GATE
ICSI	MC 7495 P	4 BITS UNIVERSAL SHIFT REGISTER
I C 32	MC 7495 P	
I C 33	MC 7495 P	
I C 34	NC 7495 P	
I C 35		
I C 36		
I C 37		
I C 38	MC 7495 P	4 BITS UNIVERSAL SRIPT REGISTER
I C 39	MC 7495 P	
IC 40	MC 7495 P	
IC 41	MC 7495 P	

(i) FOR ADDED CLANITY, "SC" is NOT DRAWR DR ELECTRICAL DRAWINSS AN PRINTEE CIRCUIT EDANDS (6) ON CHUIVALERY

J.C. DOMIEN EXPANDOR EXPANDOR EXPANDOR EXPANDOR FACULTE DES SCIENCES APPLIQUEES FACULTE DES SCIENCES APPLIQUEES FACULTE DES SCIENCES APPLIQUEES FACULTE DES SCIENCES APPLIQUEES FACULTE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES FACULTE DE SHERBROOKE FACULTE DES SCIENCES APPLIQUEES FACULTE DES SCIENCES APPLIQUES FACULTE DES SCIENCES APPLICATES FACULTE DES SCIENCES FACULTE DES SCIENCES APPLICATES FACULTE DES SCIENCES APPLICATE
--

NUMBER TYPE				7.2						- vr = -			
VALUE	3.9nF	3.9nF	2700	2700									
TOL.	*24	ı	35				•						
DISSIP.			250mW						_ 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0		 		
VOLTAGE	637	E	2500	•			 				 		
DESCRIPTION	279 Att C389	25 TANKE TIBOGUE TOWN 25	CAPBON DEFUSION										
	PHILIPS												

NUMBER (1)	TYPE (2)	DESCRIPTION
IC -	MC 7480 P	GATED FULL ADDER
10.2		
IC 3	MC 7495 P	4 BITS SHIFT REGISTER
1 C 4		
I C 5	MC 7473 P	DUAL JK PLIP FLOP
1 C 6		
101		
I C B	MC 7479 P	DUAL D FLIP FLOP
109		
I C 10	MC 7454 P	4 WIDE 2 INPUT "AND OR INVERT" GATE
1101	HC 7402 P	4x2 INPUT NOR GATE
I C 12	MC 7404 P	HEX INVERTER
IC 13	MC 7400 P	4x2 INPUT NAND GATE
I C IA		
I C 15	MC 7480 P	GATED FULL ADDER
I C 16		
IC 17	MC 7495 P	4 BITS SHIFT REGISTER
I C 18		
I C 19		
I C 20		
I C 21		
I C 22		
I C 23	MC 7479 P	DUAL D FLIP FLOP
I C 24	MC 7402 P	4x2 INPUT NOR GATE
I C 25	MC 7400 P	4x2 INPUT NAND GATF
I C 26		
10 27		
I C 28		
I C 29		
I C 30		
IC 31		
I C 32	MC 7404 P	F.
I C 33	MC 7402 P	4x2 INPUT NDR GATE
I C 34		
I C 35		
I C 36		
IC 37		
I C 38		
I C 39		
I C 40		
I C 41		

(1) POR ADDER CLAMITY "LE" IN NOT DRAWL ON ELECT. PRINTER CIRCLIT WOARD (8) OR EQUIVALENT

NUMBER TYPE VALUE TOL. DISSIP. VOLINGE																							1400	GET	INTERPOLATOR
_																									
OESCRIPTION	4 BITS SHIFT REGISTER	DUAL JX FLIP FLOP	4x2 INPUT NAND GATE	DUAL D FLIP FLOP	4 BITS SHIFT REGISTER		DUAL JK FLIP FLOP	HEX INVERTER	GATED FULL ADDER	A BITS SHIFT REGISTER		DUAL JR FLIP FLOP	4x2 INPUT NAND GATE	A BITS SHIFT RECISTER						4x2 INPUT NAND GATE					(i) DOR ROOSE CLASITY "LC" IN NOT RESENT ON ELECTRICAL BREWINDS BRE

	PHILIPS					
	•	C1K	2222 638 70101	279 ABCIR	BON DEPOSIT TYP	
VOLTAGE	0£9	63V	1000	637	250V	•
OISSIP.					250mW	
10F.	+24	+20	+24	+24	24	
VA! UE	3.9nF	lnF	100pf	2hf	2700	g 007
TYPE						
NUMBER	1			7	2	. 23

EBIGNES	3771	LINIVERSITE DE SHERBROOKE
N. FORGET	LOW PASS	FACULTE DES SCIENCES APPLIQUEES
457,0000		EQUIPE MODULATION DELLA
	TILIER	
M. VILLERET		1/1 61 N
		SIZE DRAWING ND.

NUMBER (1)	TYPE (2)	OESCRIPTION
IC 1	NC 7480 P	GATED FULL ADDER
IC 2	MC 7495 P	4 BITS SHIFT REGISTER
IC 3		
IC 4		
I C S		
1 C 6		
IC 7		
ICO	MC 7479 P	DUAL D FLIP FLOP
IC 9	MC 7495 P	4 BITS SHIFT REGISTER
I C 10		
ICH		
I C 12		
IC 13		
I C 14	MC 7400 P	4x2 INPUT NAND GATE
IC 15	MC 7404 P	HEX INVERTER
I C 16	MC 7495 P	4 BITS SHIFT REGISTER
I C I T		:
I C 10		
I C 19		
I C 20		
I C 21	MC 7404 P	
I C 22	MC 7454 P	4 WIDE 2 INPUT "AND OR INVERT" GATE
I C 23	MC 7495 P	4 BITS SHIFT REGISTER
I C 24		
I C 25	•	
I C 26		
I C 27	MC 7480 P	GATED FULL ADDER
I C 28	MC 7495 P	4 BITS SHIFT REGISTER
I C 29	MC 7479 P	DUAL D FLIP FLOP
I C 30	MC 7404 P	HEX INVERTER
IC 31	MC 7479 P	DUAL D FLIP FLOP
I C 32	MC 7480 P	GATED FULL ADDER
I C 33		
I C 34	MC 7479 P	DUAL D FLIP FLOP
I C 35	MC 7404 P	HEX INVERTER
I C 36		
IC 37		
I C 38		
I C 39		
10 40		Control of the Contro
I C 41		

DESCRIPTION	
. VOLTAGE	
. DISSIP.	
VALUE TOL.	
TYPE VA	
MUMBER	
Γ	

4 BITS SHIFT REGISTER

4x2 INPUT NAND GATE

GATED FULL ADDER

4 BITS SHIFT REGISTER

I C 16

DONE D FLIP FLOP

HEX INVERTER

HC 7404 P MC 7479 P MC 7495 P MC 7400 P

4x2 INPUT NAND GATE

GATED FULL ADDER

MC 7480 P

I C 19 I C 20 I C 21 I C 22 I C 23

MC 7400 P MC 7480 P

DESCRIPTION

TYPE (2)

NUMBER (11

MC 7480 P

GATED FULL ADDER

4 BITS SHIFT REGISTER

DOAL D PLIP PLOP

HC 7479 P

10 2 10 3 10 3 10 4 10 5

4 BITS SHIFT REGISTER

GATED FULL ADDER

DUAL D PLIP PLOP

MC 7480 P

IC. 1 C 9 I C 10 I C 15 I C 13 ICH I C 15 I C 17 I C 18

4x2 INPUT NAND GATE

MC 7402 P

4x2 INPUT NOR GATE

HEX INVERTER

HC 7404 P NC 7495 P

ICH

DESIGNER	Jeva		TAUCED DE CHEBBOOKE
N FORGET	DIGITAL	CVSD	FACULTE DES SCIENCES APPLIQUEES
OBAGO AND	CODEB	15 KH7	EQUIPE MODULATION DELTA
	2000	7	C 1, 01 110
MI VILLENE		PCMA SIZE	Said on Salakand Said

IC 40	I C 41	I C 42

4 BITS SHIPT REGISTER

MC 7495 P

I C 33

DUAL JK PLIP PLOP

MC 7473 P

I C 37

4 BITS SHIFT REGISTER

4x2 INPIT NOR SATE

HC 7402 P MC 7479 P MC 7489 P MC 7495 P

1 C 24 1 C 26 1 C 27

DUAL D PLIP FLOR GATED FULL ADDER 4x2 INPUT NAND GATE

DUAL D PLIP FLOP

HC 7479 P

1 0 30 IC 31 I C 32 I C 34 I C 35 I C 36

MC 7400 P MC 7480 P

1020

GATED FULL ADDER

(1) FOR ADDES CLARITY $\frac{1}{2}L^2$ is not desum on electrical dampines printed circuit holds

(2) DA EQUIVALEAT

DESCRIPTION	GATED FULL ADDER	DUAL D FLIP FLOP			STORY THE STORY	DUAL D FLIP FLCP	4 BITS SHIFT REGISTER	GATED FULL ADDER	4x2 Inner Thin GATE		HEX INVESTER	4x2 INPUT HAND GATE	DUAL D FLIP FLOP	SATED FULL ADDER	HEX INVERTER	4x2 INPUT NOR GATE	4 BITS SEIFT REGISTER	•	•	DUAL D TLIP SLOP	GATTL FULL ADDFR	A BITS STITE RESISTER		GATED FULL ADDER	DUAL D FLIP FLOP	GATED FULL ADDER					(1) FOR ADDED CLARITY, IC' 18 ROT ORAWR ON ELECTRICAL DRAWINGS AND PRINTED CIRCUIT BOARDS	
															THE RESERVE THE PERSON NAMED IN							STER .									ON AND	
NUMBER																																
TYPE																													DESIGNER	JI. GÉ		APPROVED
VALUE									1.774										7, 7	-			_							PARD		Denoved
TOL. DISSIP.																									-				RAME	DIGITAL		CODER
SIP . VOLTAGE																											•			CVSD		7HY 7'61)
DESCRIPTION				200 A C C C C C C C C C C C C C C C C C C						30																				UNIVERSITE DE SHERBROOKE	FOURTE MODULATION DELTA	

Т	
NO	
DESCRIPTION	
30	
VOLTAGE	
DISSIP.	
TOT.	
VALUE	
TYPE	
NUMBER	

DESCRIPTION

TYPE (2)

NUMBER (1)

10 2 10 3 10 3 10 4 4 BITS SHIPT REGISTER

MC 7495 P

10 12 10 13 10 14 10 15

IC 16 IC 17 IC 18

4x2 INPUT NAND GATE 4x2 INPUT NOR GATE

MC 7400 P

106 108 109

I C 10

ICH

DESIGNEN	NAME.	INITIONE SHERBROOKE
J.L. GÉRARD	DIGITAL CVSD	FACULTE DES SCIENCES APPLIQUEES
		EQUIPE MODULATION DELTA
MPROVED	CODER 19.2 KHZ	3
M. VILLERET	PCM_A	N TIS
	THE RESERVE THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE OW	

J									
=	10	9000	213	14 . 10	S MOT	-	0	(1) FOR MDDED CLUMITY IC" IS NOT ORBER ON ELECTRICAL DESCRISE	-
	ž.	TED C11	TINON	PRINTED CINCUIT BONNDS					
2		(2) ON EGUIVALENT	LENT						

HEX INVERTER 4x2 INPUT NAMD GATE

> MC 7404 P MC 7400 P MC 7480 P MC 7479 P

10 20 10 20 10 21 10 22 10 24 10 24 10 26 10 26 10 28

GATED FULL ADDER BUAL D FLIP FLOP GATED FULL ADDER

NC 7480 P

I C 30

DESCRIPTION

TYPE (2)

NUMBER (1)

4 BITS SHIFT REGISTER

SATED FULL ADDER

1C 7480 0 ℃ 7495 P

IC 2

IC 3

BITS SHIFT REGISTER

MAL D FLIP FLOP

4 61 bt 34 4C 7895 P -IC 7400 P 3 08\$L 36 NC 7479 P

I C B 109

107

ICS 1 C 6 4x2 IMPUT HAND GATE

CATED FULL ADDEP

DOAL D FLIP FLOS

SITS SHIFT REGISTER

MC 7495 P MC 7400 P

IC 13 I C I I C 15 1 C 16 IC IT I C 19

I C 12

ICH

I C 10

4x2 INPUT NAND GATE

#3M91530	HAME	
JL GERARD	JE GERARD DIGITAL CVSD	CVSD
APPROVED	CODER	CODER 32KHZ
MVILLERET		
		PCM-A

(1) FOR ADDED CLAMITY *C* 35 NOT ORANS ON ELECT PRINTED CINCUT BOANGS I C 42

I C is

I C 20

4 BITS SHIFT REGISTER

DUAL D FLIP FLOP GATED FULL ADDER

HEX INVERTER

MC 7404 P

10 22 10 23 10 24 10 24

MC 7480 P MC 7495 P 4x2 INPUT NOR GATE

MC 7402 P

1027 I C 26

I C 29 I C 30 I C 31 I C 32 I C 34 I C 35 I C 36 I C 38 I C 39 I C 41

GATED FULL ADDER DUAL D FLIP PLOP

MC, 7480 P HC 7479 P

GATED FULL ADDER

MC 7480 P

I C 33

I C 37

I C 40

DESCRIPTION				epondule.										codemia Samo			Marendon			Annual Security Secur			UNIVERSITE DE SHERBROOKE	FACULTE DES SCIENCES APPLIQUEES
VOLTAGE				-		advance																	F	
DISSIP. VOL	 		 						and a state							 								C CVSD
								 			alah sa Marana								-					DIGITAL
UE TOL								 										_					1	
VALUE	 	 		skeeple states								 	_	4		_					 •		DESIGNER	JL. GÉRARD
NUMBER TYPE	 											 											Ē_	
																								1
DESCHIPTION	GATED FULL ADDEN			DUAL D FLIP FLOP	TED FULL AD	OCTO OTTO S	מסאר בידי בידי		4x2 INPUT NAND GATE	HEX INVERTER		4x2 INPUT NAND GATE	4 BITS SHIFT PEGISTER			4x2 INPUT NOR GATE	DUAL D FLIP FLOP	GATED FULL ADDER	4x2 INPUT HOR GATE					IAWN ON ELECTRICAL DRAWINGS AND
NUMBER(1) TYPE (2) DESCRIPTION	MC 7480 P GATED FULL ADDRA			MC 7479 P DUAL D FLIP FLOP			MC 7479 P		MC 7400 P 4x2 INPUT NAND GATE				7495 p			MC 7402 P 4x2 INPUT NOR GATE			NC 7402 P 4x2 INPUT HOR GATE					A C 4 C. A ADEC CLANITY "IS NOT DRAWN ON ELECTRICAL DRAWINGS AND

IC 2 MC 7479 P DUAL D FLIP FLOP					
TO THE CONTRACTOR OF THE CONTR					
A 664/ DE					
I C 8 MC 7480 P GATED FULL ADDER					
I C 9 MC 7495 P 4 BITS SHIPT REGISTER					
IC 10					
I C 12 MC 7480 P GATED FULL ADDER					
ICI3					
± 0 I					
I C 15 MC 7479 P DUAL D FLIP FLOP					
IC 16 MC 7479 P " "					
ICI7 MC 7402 P 4x2 INPUT NOR CATE					
I C 16 MC 7400 P 4x2 INPUT NAND GATE					
I C 19 HC 7404 P HEX INVERTER					
I C 20 MC 7400 P 4x2 INPUT NAND GATE					
I C 23 MC 7404 P HEX INVERTER					
I C 24 MC 7495 P 4 BITS SHIFT REGISTER					
IC 26					
1027					
MC 7473 P					
MC 7480 P					
I C 30 MC 7479 P DUAL D FLIP FLOP					
MC 7480 P					
MC 7495 P BILD S					
IC 36					
1037					
1038					
IC 39					
IC 40					
IC41		0000000	-		
IC 42		0			UNIVERSITE DE SHERBROOKE
(1) FOR ADDED CLARITY "EC" IS NOT DRAWR OR ELECTRICAL DRAWINGS AND	7	JL. GERARD	DIGITAL	CASD	FACULTE DES SCIENCES APPLIQUEES
PRINCE CIRCUIT BEARDS (8) OR EQUIVALEST	100	APPROVED	CODER	38.4 KHZ	EQUIPE MODULATION D

APPENDIX D

TROUBLE SHOOTING CHART

This appendix will help the user to detect when and where the system is in trouble, to find out which board or part of the board is defective.

D1 PCM → △

The main trouble is when you hear nothing (or noise) in the CVSD decoder output. First enter a test tone (400Hz) into the PCM coder and follow the procedure:

- 1) Check of the analog CVSD demodulator (board B22).

 Put the analog CVSD back to back entering a test
 tone in the coder (BNC: AUDIO IN front panel). Make
 sure that the coder is working (SRM) and look at the
 demodulator output (SRDM) before the filtered output
 (BNC: AUDIO/OUT front panel).
- 2) Check of the digital CVSD decoders
 Change the frequency pushbuttons on front panel.
 - A) If the system is in trouble for only one of these frequencies, the corresponding digital coder does not work. To check it refer to the board description, the use of the serial D/A converter (Figure D.1) and to Table D.1.
 - B) If the system is in trouble for all frequencies, the delta counter must be checked (T8 and MA generation). If it works the digital CVSD coders should work; follow the procedure (3).




FIGURE D.1. - Serial D/A converter

IGITAL CVSD CODER		16kHz	19.2kHz	32kHz	38.4kHz			
Input filter	board 'Digit input	F ₁₀ O ₃ (5) CS27 MA	Т ₁₁ РЕ12 С522 На	T ₁₃ PK12 CS12 MA	T ₁₅ FE12 CS17 MA			
	Output.		sinc	wave				
Syllabic filter	Board Digit input Clock Impul- se	T ₁₀ Q ₃ (28) C ₁ (28) MA	T ₁₁ FS12 CS20 MA	T ₁₃ FS12 CS8 MA	T ₁₅ FS12 CS13 MA			
	Output	DC function of test tone amplitude and frequency						
Integrator	Board Digit input Clock Impulse	T ₁₀ Q ₃ (34) C ₁ (34) MA	T ₁₂ 1 ₁₂ CS21 MΔ	T ₁₄ Q ₃ (25) CS11 MA	T ₁₆ I ₁₂ CS16 MA			
	Output		constructed	sine wave(s	aw tooth)			

TABLE D.1. - Trouble shooting Table $\{PCM+\Delta\}$

3) Each board may be checked, up to the expandor by using the serial D/A converter and following Table D.2.

	BOARD	DIGIT INPUT	CLOCK	IMPULSE	OUTPUT
Holder	т,	SR19-32	CSB	МΔ	sine wave
Low pass	T ₉	SF5	CS5	M ₂	sine wave
filter Interpolator	т ₈	F	CSI board T ₂	M ₂	interpolated
sign	т,	1	CS2	8K	full sine wave
Expandor output	т ₇	2-1	CS1	8K	rectified

TABLE D.2. - Trouble shooting Table $(PCM+\Delta)$

- 4) CHECK OF BOARD T4, T3, T1.
 - a) check for PCM bits on lead PCM3R, check for clock on lead D\phi 2R if no signal, see the transmitting channel bank used.
 - b) follow the trouble shooting table, proceed step by step. See the circuit desciption for "Trouble" use an oscilloscope or a frequency meter for checking the signal.

BOARD	PIN CHECKED	OUTPUT SIGNAL	IF NO SIGNALS: TROUBLE
Tl	D# 3	768kHz square wave	circuits 32 or 19
Tl	PCM	PCM bits multiplexed	circuits 33, 26 or 20
-di	sconnect lead Co	ON (first check the so) from pin MB board T4 and T3 to ground.	witch on front panel)
T I	114	/68kh/ square wave	circuit 01 or 32
ויף	KBD	1.3pm pulse every 8 periods of D _{\$} rate 96kHz	digit counter
Ţį	CHN or CH1 to CH12	10.4ms pulse every 12 periods of CS2 rate 85Hz	channel counter
Т3	F3	125µs pulse every 12 CH1 period rate 666Hz	frame counter (circuits 35,42)
T3	CF1 or CF2 64K	1.536Hr clock 64kHz clock	phase lock loop oscillator adjust Pl to obtain 8K synchro- mus of CHS.
7'4	circuit 40 pin Q ₃	you must sec the pattern 000001101101	RBC2 circuit 38,39 or 40 or 2
	DISCONNECT HET CONNECT CO	3 from ground From EBT4 HBT3	
7'4	circuit 30 pin 8	pulses at D¢ rate	circuit 35,36,24,30, or 42.

If frame light stays on after following this table, the correlator (circuit 31, 41, 34, 33, 32) or the comparator (circuit 3 Board T4) are in trouble and must be checked.

TABLE D.3. - Trouble shooting Table ($PCM+\Delta$)

- C) frame light never goes on when switching the power supplies. Check the bulb light and circuit 35 board T4.
- D) check on board T1. Use test circuit 1 or 2 in Figure D2. follow Table D.4 step by step.

CHECK	CHECKED LIN	OUTPUTS SIGNALS	IF NO SIGNALS
1	13 circuit 20	sine wave	circuit 20
1	8 circuit 34	rectified sine wave	circuit 34
	CIIN	high during channel N chosen	, board T4 and T3
	Cl circuit 30	group of 7 pulses at D\$ rate when CHN is high	circuit 21,41,40,28
2	E ₆ , E ₅ E ₄ , E ₃ E ₂ , E ₁ , E ₀	compressed rectified sine wave	circuit 30 and/or 31


TABLE D.4. - Trouble shooting Table ($PCM+\Delta$)

D.2. △→PCM

The main trouble is when you hear nothing (or noise) in the PCM receiving channel. Before following the procedure, make sure the PCM back to back is working. Then, put a test tone (400Hz) in the CVSD coder (BNC:AUDIOIN front panel).

- 1) Be sure the analog CVSD coder is working: look at the reconstructed sine wave on the oscilloscope (SRM, B22).
- 2) Check of the digital CVSD decoders. Change the frequency pushbuttons on front panel.
 - a) If the system is in trouble for only one of these frequencies, the corresponding digital decoder (3 boards) does not work. To check these three boards refer to the board description, the use of the serial D/A converter and Table D.5.
 - b) If the system is in trouble for any frequencies, the delta counter must be checked (B9 and MA generation). It it works the digital CVSD decoders should work, follow the procedure (3).

TEST CIRCUIT 1



TEST CIRCUIT 2

DAC6912B used directly

FIGURE D.2. - Test circuits.

Digital CVSD decoders		16K	19.2K	32K	38.4K	
	board	B10	B13	B16	B19	
	digit input	SF143	Q ₃ (20)	SF132	SF104	
Integrator	clock	CS143	CS113	CS133	CS105	
	impulse	МΛ	МΔ	MAN .	МАА	
	output	reconstructed sine wave (sawtooth)				
	board	811	B14	B17	B20	
	digit input	SF145	Q ₃ (35)	SF134	SF106	
Filter first	clock	CS145	CS115	CS134	CS106	
stage	impulse	Ма	МА	MAB	MAA	
	output	reconstructed sine wave (rounded)				
	board	B12	B15	B18	B21	
	digit input	SF147	03(33)	SF136	SF108	
Filter second stage	clock	CS147	C ₁ (33)	CS136	CS108	
	impulse	МА	МΔ	MΔA	MAA	
	Output	filtered sine wave				

TABLE D.5. - Trouble shooting Table (A+PCM)

3) Each board must be checked, up to the compressor by using the serial D/A converter and following Table D.6.

DIGITAL CVSD DECODERS		16K	19.2K	32K	38.4K
Integrator	Board	B10	313	B16	B19
	Digit input	SF143	Q ₃ (20	SF132	SF104
	Clock	CS143	CS113	CS133	CS104
	Impulse	MA ·	MA	MAA	MAA
	Output	Reconstructed sine wave (saw tooth)			
Filter first	Board	B ₁₁	B ₁₄	B ₁₇	B ₂₀
	Digit Input	SF145	Ω3 (35)	SF134	SF106
	Clock	CS145	CS115	CS134	CS106
	Impulse	MA	МΔ	MAB	МАЛ
	Output	Reconstructed sine wave (rounded)			
	Board	B ₁₂	B ₁₅	B ₁₈	B ₂₁
Filter second	Digit Input	SF147	03(33)	SF136	SF108
stage	Clock	CS147	C1 (33)	CS136	CS108
	Impulse	M/.	MA	AAM	MAA
	Output	Filtered sine wave			

Table D.6. - Trouble shooting $(\Delta \rightarrow PCM)$.

- 4) Check of the interfaces (boards B.1, B3, B4) and compressor (B5).
 - a) Check for PCM bits on board Bl, (PCM3TOUT) during channel N used; if there are no bits, follow the check procedure with Table D.7. See descriptions for explanation of trouble.
 - b) Follow Table D.8 and use test circuit 2 in Figure D.2.

BOARD	PIN CHECKED	OUTPUT	TROUBLE	
84	Dφ	768kHz square wave	Circuits 1 and/or 11	
84	CS2	1.3µs pulse every 8 periods of D¢, rate 96kHz	Digit counter	
B4	CHN or CH1 to CH12	10.4µs pulse every 12 periods of CS2, rate 8kHz	Channel counter	
84	F3	125µs pulse every 12 periods of CH1, rate 666Hz	Frame counter	
R4 CF1 or CF2 64K		1.536MHz clock 64kHz clock	Phase lock loop oscil- lator, adjust Pl to obtain BK synchronus of CH5	

TABLE D. 7. - Trouble shooting Table (A-PCM).

BOARD	TEST CTROUT	PIN CHECKED	ОИТРИТ	TROUBLE
R5	?	PADO to PAD6	Rectified sine wave	Compressor board
B3]	DQ3	Rectified sine wave	Check board B3 separatively
B1	1	Pin 9 circuit 40	Sine wave	Circuit 10 or 25 or 40
B1	/	Circuit 5 pin 13	Check for the pattern 111110010010	Circuits 3, 4 and/or 5 Circuit 24 and/or 25
81	,	Circuit 25 pin 3	Pattern 000001101101 during negative pulse duration of circuit 26 pin 7	24, 25 or 26
B1		PCM3TOUT	Complete frame by connecting sigle from 0 to 1, signalling bits must change	Circuit composed of \mathbf{Q}_7 , \mathbf{Q}_8 , \mathbf{Q}_9 and \mathbf{Q}_{10}
В1		D _{\$} 3TOUT	768kHz square wave at TD968 levels	Circuit composed of q_{11} , q_{12} , q_{13} and q_{14}

Table D.8.- Trouble shooting Table $(\Delta \rightarrow PCM)$.

APPENDIX E POWER SUPPLIES

The TTL circuits require a 5V, 30 amp power supply and the analog components, the operational amplifiers, the ROM require a +15 and a -15 volt power supply.

Lambda regulated power supply model LXS-EE-5-OV and a TS-CA-15-15 were chosen.


Specifications:

	Voltage volts	Max current to 40°C	AC input
LXS-EE-5-OV	5 ± 5% negative ground	45A	115V 60Hz
LTS-CA-15-15	<u>+</u> 15 <u>+</u> 1%	4A	115V 60Hz

The power supplies are mounted in Lambda 19" rack LRA-11. A 5 amp fuse is provided on the front panel of the rack.

Remote sensing connections are made (LXS-EE-5-OV) to prevent cable drop. A 6 foot cable with connectors is furnished.

APPENDIX F TD660 COMPRESSION LAW



The linear maximum value of the expansor output is 336 for TD660 expansion law. For M100 law, this maximum is 4096 and the common part of the DDMC is working with such a gain. So, one must multiply the expansor output, when in TD660 law and in PCM to delta conversion, by 4096 = 12.19.

Reciprocally, when in delta to PCM conversion, one must divide the input of the compressor by 12.19 in this law (12.185 is the binary truncated value of 12.19).

TABLE OF LEVELS

J	m	6	n	×n	ŷn
- grange of			32	336	206
			31	316	326
		di - chi		•	
2	16	20	1 2 2 2 2 1 1 1 1		
				56	
					46
			17	36	H DIRTY -
			16	16	26
					15.5
		Section 1	15	15	
			14	14	14.5
-					
1	16	1			
	10	1	3	3	
			2	2	2.5
5					1.5
			1	1	
			0	0	0.9

J = segment number

m = number of steps per segment

S = step size

n = step number

 $x_n = decision level$

 \hat{y}_n = quantization level

APPENDIX G

DIRECT DIGITAL FREQUENCY CONVERTER (DDFC)

This appendix presents a method for digitally converting a coded signal flowing at a predetermined rate into another coded signal flowing at another predetermined rate.

More particularly, the present method permits the linkage of a CVSD (Continuous variable slope delta modulator) to another CVSD system, the two operating at different sampling rates.

The sampling rates are 16, 32 and 38.4KHz. This interfacing is achieved through the use of a direct digital frequency converter hereinafter designated as a DDFC. The computer simulations presented herein were done on a IBM 370/145.

CONTENTS

	PAGI
Gl. Introduction	208
G1. Introduction	209
G2. Conversion principle	
G2.1. General converter model	209
G2.2. Delta modulation to delta modulation con	verter 209
G2.3. General Models	210
G2.3.1. Delta to linear PCM conversion -	
G2.3.2. Linear PCM to delta conversion -	211
G2.3.3. Rate converter	211
G3. Computer simulation	213
an 1 Models	213
G3.1. Models G3.2. Simulation results	217
G3.2.1. F ₁ delta rate smaller than F ₂ de	
G3.2.2. F ₁ delta rate bigger than F ₂ de	
G3.3. Conclusion	
G4. Conclusion	223

G1. INTRODUCTION

The objective of the present appendix is to present the results of a feasibility study on a Direct Digital Frequency Converter, hereafter referred to as DDFC.

Direct Digital Frequency Conversion is defined as conversion from one form of digitized voice signal at one rate to the same form of digitized voice signal at another rate without reconstruction of the original analog voice signal. In this study, we will limit ourselves to one type of numerical format for voice: delta modulation, more specially Continuous Variable Slope Delta Modulation (CVSD).

The scope of this work is to determine by computer simulation the feasibility of a single CVSD-CVSD DDFC.

The first part of this report deals with the conversion principle through the General method of digital conversion.

The second chapter presents the computer simulation model of the DDFC as well as the computed results.

A conclusion finally closes the study.

G2. CONVERSION PRINCIPLE

G2.1. GENERAL CONVERTER MODEL

To interface between two different digital systems, the converter has to realize a code conversion and a sampling rate conversion (Figure 2.1).

The method for converting the code and the sampling rate of a first signal into the code and the sampling rate of a second signal is carried out by means of a first code conversion unit which receives the first signal and converts its code into an intermediate code, the rate of the intermediate code being the rate of the first signal; a rate conversion unit connected to the first code conversion unit for converting the rate of the intermediate signal into the rate of the second signal; and a second code conversion unit which receives the intermediate signal and converts its code into the second signal code.




FIGURE 2.1. - General Method of Digital Conversion.

G 2.2. DELTA MODULATION TO DELTA MODULATION CONVERTER

Figure 2.2 shows the general model of a delta to delta DDFC.

The first code conversion unit, when receiving a delta signal, will convert the code of the first delta signal into an intermediate code which will be a linear PCM signal, whereas the rate conversion unit will affect the conversion of the first delta sampling rate, F₂. The intermediate code at the second delta sampling rate will then be converted into the second delta code through the second rate conversion unit.




FIGURE 2.2.- General method of delta to delta DDFC.

G2.3. GENERAL MODELS

The delta to intermediate code (linear PCM) and linear PCM to delta converters are completely digital. They work with sampled signals expressed in binary form. Therefore once per sampling period each block in the following diagrams receives a binary number representing the input value and uses it to compute the output value which is also a binary number.

G2.3.1. DELTA TO LINEAR PCM CONVERSION

Figure 2.3 shows the general model of a delta to linear PCM converter. The code conversion is made by the gain control circuit and a digital integrator.




FIGURE 2.3. - General model of a delta to linear PCM converter.

The intermediate code represents the amplitude of the transmitted signal. To reconstruct at delta sampling time this amplitude, the incoming delta sequence is first fed into the gain control circuit which determines the delta step size. This gain control circuit is a logic circuit which utilizes an algorithm similar to the algorithm of the delta modulator. Using the delta sequence, it generates once per A period a binary word which represents the value of the delta step at this instant. The digital integrator is another logic circuit which determines the amplitude of the transmitted signal by adding the delta step values. It is a digital addition and the output is a binary word: the intermediate code word.

The digital filter is a logic circuit which transforms the digital version of the signal (represented by the binary intermediate code) in the same way as a continuous filter would transform the analog version of the same signal (represented by an analog voltage). It is a low-pass filter (cut-off frequency around 3.5kHz) whose purpose is to attenuate high frequency components of the delta quantizing noise. The output of the filter is again a sequence of binary words which represents the transmitted signal smoothed by the low-pass characteristic.

G 2.3.2. LINEAR PCM TO DELTA CONVERSION

The general model of a linear PCM to delta converter is shown in Figure 2.4.




FIGURE 2.4.- General model of a linear PCM to D converter.

The comparator and the gain control circuit and the digital integrator realize the conversion from intermediate to delta codes. At each delta sampling time, the intermediate code word is compared to the binary word generated by the feedback loop (gain control and integrator). A delta bit one or zero is produced depending on the result of the comparison (positive or negative result). This delta bit is available for transmission and is also fed in the feedback loop. With this information, the gain control circuit and the digital integrator determine the value of the reconstructed signal. The gain control and the integrator have been described in Section G.2.3.1.

G 2.3.3. RATE CONVERTER

The rate conversion from delta F_1 sampling rate to delta F_2 sampling rate is done by interpolators and digital filters.




FIGURE 2.5.- Rate converter.

The linear PCM signal at delta rate F_1 is first held and sampled at 64kHz. This signal at 64kHz is then filtered by a low-pass digital filter (cut-off frequency 5kHz). This information passes through a second holder prior to being sampled at delta rate F_2 and low-pass filtered digitally. The output of this last digital filter is a linear PCM signal at delta rate F_2 .

G3. COMPUTER SIMULATION

Studies were performed on an IBM 370/145 computer. A 750Hz test tone with a 40db dynamic range was used as input signal to the computer model. S/N ratios are obtained from the fast Fourier transform (F.F.T).

G3.1. MODELS

Figure 3.1 shows the block diagram of the overall system simulated on the computer. It represents the delta coder at F_1 rate, the DDFC unit and the delta decoder at F_2 rate.

In Figure 3.2 and in the following the DDFC is represented by digital filters which are defined by their Z-transfer functions. Each filter is represented by a box which contains the function with the proper coefficient values.




FIGURE 3.1.- Delta-delta system block diagram.




FIGURE 3.2. - 16kHz CVSD - DDFC.




FIGURE 3.3. - 32kHz CVSD - DDFC.

12




FIGURE 3.4. - 38.4kHz CVSD to DDFC.




FIGURE 3.5.- DDFC to 16kHz CVSD.




FIGURE 3.6.- DOFC -32kHz CVSD.




FIGURE 3.7.- DDFC to 38.4kHz CVSD.

1

G 3.2. SIMULATION RESULTS

Two cases were considered in the simulation:

- -the first delta (transmitting) sampling rate F_1 is lower than the receiving delta sampling rate F_2 (F_1 < F_2).
- -the receiving delta sampling rate F_2 is smaller than the transmitting delta sampling rate $(F_1 > F_2)$.

G 3.2.1. F1 DELTA RATE SMALLER THAN F2 DELTA RATE

Let F₁ equal 16kHz and F₂ be 32 or 38.4kHz. Table 3.1 shows the S/N ratios obtained with and without the 64kHz rate converter digital filter.

S/N (dB)									
Amplitude (Volt)	A	В	С	D	E				
0.03	4.78	7.28	6.59	8.99	7.99				
0.10	9.27	11.29	11.33	14.22	12.82				
0.30	9.07	12.66	13.	13.44	13.77				
0.60	11.14	16.32	17.01	18.43	18.25				
1.00	12.89	15.86	16.20	16.46	15.85				
2.00	13.97	15.01	15.16	15.00	15.13				
3.00	14.08	14.11	14.41	15.71	14.75				
6.00	13.77	15.37	15.26	14.55	14.36				

- A. reference: CVSD codec at 16kHz
- B. Fl = 16K, F2 = 32K, with 64kHz low-pass filter
- C. F1 = 16K, F2 = 32K, without 64kHz low-pass filter
- D. F1 = 16K,F2 = 38.4K with 64kHz low-pass filter
- E. F1 = 16K,F2 = 38.4K without 64 kHz low-pass filter

TABLE 3.1.- S/N ratios for F₁<F₂.




Figure 3.8.- S/N of CVSD 16-CVSD 32 System.




Figure 3.9.- S/N of CVSD 16-CVSD 38.4 system.

Figures 3.8 and 3.9 resume Table 3.1.

G3.2.2. F1 DELTA RATE BIGGER THAN F2 DELTA RATE

Table 3.2 shows the S/N ratios obtained for $F_1>F_2$. The reference being the 32KHz delta coder-decoder back to back.

			S/N		
Ampli	Α	В	С	D	E
0.03	4.78	4.78	3.54	4.60	4.64
0.10	9.27	7.96	8.12	8.10	9.00
0.30	9.07	10.28	8.53	8.83	8.93
0.60	11.14	11.92	12.19	12.25	12.07
1.00	12.89	13.28	12.55	13.16	13.24
2.00	13.97	13.94	12.93	13.52	13.43
3.00	14.08	15.25	15.00	14.43	14.09
6.00	13.77	14.15	14.17	13.54	13.88

- A. reference CVSD 16kHz
- B. F1 = 32kHz, F2 = 16kHz with 64kHz low-pass filter
- C. F1 = 32kHz, F2 = 16kHz without 64kHz low-pass filter
- D. F1 = 38.4kHz, F2 = 16kHz with 64kHz low-pass filter
- E. F1 = 38.4kHz, F2 = 16kHz without 64kHz low-pass filter.

TABLE 3.2.- S/N ratios for F₁>F₂.

Figures 3.10 and 3.11 resume Table 3.2.

G3.3. CONCLUSION

It has been shown that the conversion from low rate delta (16kHz) to higher rate delta (32 or 38.4kHz) gives a better S/N ratio at the output, thus improving the 16kHz delta quality.

In the reverse direction from 32 (or 38.4kHz) to 16kHz the quality at the output is no longer that of the 32kHz (or 38.4kHz) delta but more or less that of the 16kHz delta.




FIGURE 3.10. - S/N of CVSD 32 - CVSD 16 system.




FIGURE 3.11. - S/N of CVSD 38.4 - CVSD 16 system.

G 4. CONCLUSION

The objective aimed at in this appendix on a direct digital frequency converter from delta to delta was to establish the feasibility of such an unit.

Computer simulation proved that the conversion is possible, with a quality equal to or better than the worse quality delta involved in the conversion process.

In this study we have reported results on a conversion system for two CVSD delta codecs at sampling rates of 16, 32 and 38.4kHz but the conception of the DDFC could be generalized for different kinds of delta modulators and for any sampling rate.

This DDFC could be incorporated in the DDMC, most of the digital functions involved in the DDFC being present in the DDMC.

APPENDIX H SIGNAL REPRESENTATION WITHIN DDMC

H1. GENERAL MODELS

General models for a Δ to PCM and PCM to Δ DDMC are shown in Figure 1. They are valid for all types of Δ M, where companding is made inside the loop.




Figure 1. Converters, General Models.

The Δ to PCM and PCM to Δ DDMC's are completely digital. They are working with sampled signals expressed in binary form. Therefore, once per sampling period, each block in the diagram receives a binary number representing the input value and uses it to compute the output value which is a binary number too.

H2. AM TO PCM

The incoming Δ sequence is fed into the gain control circuit to determine the step size values. Steps are added in the digital integrator. The output of the integrator is thus a binary word representing the amplitude of the voice signal. The integrator could be an up-down counter or a digital filter equivalent to a leaky integrator. The latter has been chosen as it cancels the DC drift.

The voice signal, reconstructed in the integrator is then digitally filtered to remove ΔM quantizing noise. At this point, binary samples of the signal are available at Δ sampling rate.

This information must be sampled again at PCM Rate (8KHz) to be transmitted on the PCM line. When the Δ sampling frequency is 19.2KHz or 38.4KHz, intermediate values between the samples are needed and they are estimated by a curve fitting method.

A binary, linear representation of the voice signal is now available at every PCM sampling time. This linear PCM is then compressed into a non-linear 7 or 8 bit PCM according to the remote PCM channel bank characteristics.

To illustrate the principle of the Δ to PCM DDMC, values of samples found in several points of the circuit are shown in Figure 2, in the case of instantaneous Δ modulation at 19.2 KHz. It is to be understood that when the system will be built, it will be impossible to visualize the waveforms of Figure 1 with a scope because there is no analog voltage to represent the samples. All the conversion is made by means of digital operations on binary numbers. Table 1 shows these numbers and their decimal values. The sign, in the binary representation, is given by the first bit (1=+; 0=-). The table 1 must be read in the following manner:

- time is increasing from top to bottom,
-there is one line per sampling time.

For instance, in the first line (first period considered) the gain control circuit receives a Δ bit equal to 1 and generates the number 10100 (+4) which is sent to the digital integrator to give 10001.00 (+1.00) and so on.




Figure 2. A to PCM - DDMC

	∆ hits	Gain Control Output		Digital Integrator	Output	Digital Filter		Multiplication by K	(K = 3)	Sampler at PCM Rate	Output	Compressor	
	1	10100	+ 4	10001.00		10000.01	+ 0.25	1000000.11		\$ +1000000.11	+ 0.75	1000011	+ 3
Δ Period?	1	11000	+ 8	11001.00	+ 9.00	10011.00		1001001.00	+ 9.00				
= 1 19200	0	00100	- 4	10101.00	+ 5.00	10101.11	+ 5.75	1010001.01	+17.25	-1010001.01	+17.25	1101000	+40
19200	1	10010	+ 2	10111.00	+ 7.00	10111.01	+ 7.25	1010101.11	+21.75	1 1		11=1	
	1	10001	+ 1	11000.00	+ 8.00	11000.10	+ 8.50	1011001.10	+25.50	= 8000			
	1	10010	+ 2	11010.00	+10.00	11001.11	+ 9.75	1011101.01	+29.25	-1011001.10	+25.50	1101100	+42
	1	10100	+ 4	11110.00	+14.00	11011.10	+11.50	1100010.10	+34.50				
	0	00010	- 2	11100.00	+12.00	11100.01	+12.25	1100100.11	+36.75	1100100.11	+36.75	1110001	+49
	0	00001	- 1	11011.00	+11.00	11011.00	+11.00	1100001.00	+33.00				
	0	00010	- 2	11001.00	+ 9.00	11001.00	+ 9.00	1011011.00	+27.00	+1011011.00	+27.00	1101101	+45
	0	00100	- 4	10101.00	+ 5.00	10110.01	+ 6,25	1010010.11	+18.75				
	0	01000	- 8	00011.00	- 3.00	10011.01	+ 3.25	1001001.11	+ 9.75	+1001001.11	+ 9.75	1011001	+25
	1	10100	+ 4	10001.00	+ 1.00	00000.10	- 0.50	0000001.10	- 1.5				
		1	<u></u>	11 - 11						<u> </u>	<u> </u>	1	

Table 1. Example of Δ to PCM Conversion.

H3. PCM TO AM


The incoming compressed PCM word is expanded, according to the PCM system characteristics, into a binary linear representation of the signal amplitude. Linear PCM samples, expressed in binary form, are therefore available at PCM sampling rate.

The sampling circuit provides estimates of the signal amplitude at Δ rate. Intermediate (between two PCM samples) samples are estimated by a curve fitting method.

Comparisons between these samples and the output of the digital feedback loop determine the $\boldsymbol{\Delta}$ sequence.

The feedback loop is made of a gain control circuit and a digital integrator similar to those of the Δ to PCM DDMC.

Figure 3 shows sample values in the PCM to Δ DDMC. It illustrates the case of a converter for 19.2KHz instantaneous Δ modulation. All the comments given above for the Δ to PCM DDMC are still valid.



Input Signal

Expandor Output

Output of Sampler at A Rate

After Division by K

Figure 3. PCM to Δ DDMC.

MISSION

Of

Rome Air Development Center

RADC is the principal AFSC organization charged with planning and executing the USAF exploratory and advance development programs for information sciences, intelligence, command, control and communications technology, products and services oriented to the needs of the USAF Primary RADC mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, and electronic reliability, maintainability and compatibility. RADC has mission responsibility as assigned by AFSC for demonstration and acquisition of selected subsystems and systems in the intelligence, mapping, charting, command control and communications areas. planning and executing the USAF exploratory and advanced development programs for information sciences, intelliproducts and services oriented to the needs of the USAF. Primary RADC mission areas are communications, electroand aerospace objects, intelligence data collection and handling, information system technology, and electronic systems in the intelligence, mapping, charting, command,



AD B009754

AUTHORITY: RADC, USAF

